A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC® Processor
暂无分享,去创建一个
The goals for this high-end commercial microprocessor are high throughput and high single-thread performance, mainframe-class reliability, hardware transactional memory, and linear scalability. We show how these goals are met by the logical and physical design of this 2.3GHz 396mm2 16-core 32-thread plus 32-scout-thread microprocessor.
[1] Marc Tremblay. Transactional memory for a modern microprocessor , 2007, PODC '07.
[2] Marc Tremblay,et al. High-performance throughput computing , 2005, IEEE Micro.
[3] Marc Tremblay. A modern high-performance processor pipeline , 2006, ICS '06.