A Filter Bank Mismatch Calibration Technique for Frequency-Interleaved ADCs

The filter bank mismatch of analog analysis filters in frequency-interleaved ADCs (FI-ADCs) degrades the system’s spurious-free dynamic range (SFDR) significantly. In this paper, a calibration approach for compensating such mismatch is presented. By modeling the parameter mismatches in the analysis filters, the filter bank mismatch compensation is divided into a coarse trimming mode and a fine-tuning mode. After the coarse trimming mode by trimming the resistors and capacitors in analog domain, the fine-tuning mode by updating coefficients of synthesis filters is further carried out in digital domain to achieve high-precision calibration. A design example of 10 GS/s 8-bit four-channel FI-ADC is built in MATLAB. The simulation results show that 25-tap synthesis filters could satisfy the reconstruction requirement of 8-bit ADC. The proposed calibration technique improves the SFDR to 51 dB, compensating the filter mismatch effectively.

[1]  Ying-Hsi Lin,et al.  An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Sanjit K. Mitra,et al.  High-speed A/D conversion incorporating a QMF bank , 1992 .

[3]  W. E. Heinlein,et al.  Active Filters for Integrated Circuits: Fundamentals and Design Methods , 1974 .

[4]  Jingbo Wang,et al.  A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture , 2006, IEEE Journal of Solid-State Circuits.

[5]  Stephen H. Lewis,et al.  Correction of Mismatches in a Time-Interleaved Analog-to-Digital Converter in an Adaptively Equalized Digital Communication Receiver , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  David Nairn.  Time-interleaved analog-to-digital converters , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[7]  Stephen H. Lewis,et al.  Bandwidth Mismatch and Its Correction in Time-Interleaved Analog-to-Digital Converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[9]  Yu Lin,et al.  An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[10]  Truong Q. Nguyen,et al.  Design of hybrid filter banks for analog/digital conversion , 1998, IEEE Trans. Signal Process..

[11]  Chun-Cheng Huang,et al.  A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques , 2011, IEEE Journal of Solid-State Circuits.

[12]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[13]  Shing-Chow Chan,et al.  Design and Multiplierless Realization of Digital Synthesis Filters for Hybrid-Filter-Bank A/D Converters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Bernard C. Levy,et al.  Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCs , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Jieh-Tsorng Wu,et al.  A background timing-skew calibration technique for time-interleaved analog-to-digital converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  U. Madhow,et al.  Comprehensive digital correction of mismatch errors for a 400-msamples/s 80-dB SFDR time-interleaved analog-to-digital converter , 2005, IEEE Transactions on Microwave Theory and Techniques.

[17]  Hae-Seung Lee,et al.  A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration , 2014, IEEE Journal of Solid-State Circuits.

[18]  Lawrence T. Pileggi,et al.  A 69.5 mW 20 GS/s 6b Time-Interleaved ADC With Embedded Time-to-Digital Calibration in 32 nm CMOS SOI , 2014, IEEE Journal of Solid-State Circuits.

[19]  P. P. Vaidyanathan,et al.  Theory and design of M-channel maximally decimated quadrature mirror filters with arbitrary M, having the perfect-reconstruction property , 1987, IEEE Trans. Acoust. Speech Signal Process..

[20]  Jieh-Tsorng Wu,et al.  A Multiphase Timing-Skew Calibration Technique Using Zero-Crossing Detection , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Jan-Erik Eklund,et al.  Blind estimation of timing errors in interleaved AD converters , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[22]  Franco Maloberti,et al.  An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC , 2012, IEEE Journal of Solid-State Circuits.

[23]  Stephen H. Lewis,et al.  A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors , 2010, IEEE Journal of Solid-State Circuits.