A design of LUT-array-based PLD and a synthesis approach based on sum of generalized complex terms expression

In this paper, an architecture of LUT-array-based PLD and a synthesis approach based on sum of generalized complex terms (SGCTs) expression are proposed. We formulate logic synthesis and layout for the LUT array into SGCT minimization so that the SGCT approach successfully merges these two synthesis stages. An SGCT generation procedure from an incompletely specified function is also presented. Experimental results demonstrate that the numbers of terms needed by our approach to map benchmark circuits into 2-LUT arrays and 3-LUT arrays are reduced to 70.7% and 85.1% on average of those by the existing approach, respectively.

[1]  Malgorzata Chrzanowska-Jeske,et al.  A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays , 1994, 31st Design Automation Conference.

[2]  Shin-ichi Minato,et al.  Fast Generation of Prime-Irredundant Covers from Binary Decision Diagrams , 1993 .

[3]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[5]  Marek A. Perkowski,et al.  Minimization of exclusive sums of multi-valued complex terms for logic cell arrays , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).