A Novel Decision Feedback Equalization Structure for Nonlinear High-Speed Links

As the degree of nonlinearity in high-speed links becomes more and more serious, traditional decision feedback equalization (DFE) which is based on linear time-invariant assumption can no longer eliminate the inter-symbol interference effectively. In this paper, the shortcomings of traditional DFE structure for nonlinear high-speed links are first analyzed. Then, the multi-bit response (MBR) method is proposed to accurately construct the bit stream responses of the nonlinear high-speed links. Lastly, a novel DFE structure based on the MBR method is presented to improve the signal quality of the nonlinear high-speed links. The accuracy of the proposed method is verified by the simulation based on a nonlinear high-speed link model. Compared with traditional DFE, the proposed DFE structure can significantly improve the signal quality of the nonlinear high-speed links. As the degree of nonlinearity increases, the advantage of the proposed DFE becomes more prominent.

[1]  Dan Jiao,et al.  Fast Method for an Accurate and Efficient Nonlinear Signaling Analysis , 2017, IEEE Transactions on Electromagnetic Compatibility.

[2]  Thomas Toifl,et al.  A 28-Gb/s 4-Tap FFE/15-Tap DFE Serial Link Transceiver in 32-nm SOI CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.

[3]  C. Svensson,et al.  Improvement Potential and Equalization Example for Multidrop DRAM Memory Buses , 2009, IEEE Transactions on Advanced Packaging.

[4]  Jun Fan,et al.  Analytic Calculation of Jitter Induced by Power and Ground Noise Based on IBIS I/V Curve , 2018, IEEE Transactions on Electromagnetic Compatibility.

[5]  Flavio Canavero,et al.  Behavioral modeling of digital IC input and output ports , 2001, IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565).

[6]  Anthony Chan Carusone.  An Equalizer Adaptation Algorithm to Reduce Jitter in Binary Receivers , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  O. Sahlen,et al.  Active DBR filters for 2.5 Gb/s operation: linewidth, crosstalk, noise, and saturation properties , 1992 .

[8]  Lee-Sup Kim,et al.  A 21-Gbit/s 1.63-pJ/bit Adaptive CTLE and One-Tap DFE With Single Loop Spectrum Balancing Method , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Yuehai Zhou,et al.  Channel Estimation Based Equalizer for Underwater Acoustic Multiple-Input-Multiple-Output Communication , 2019, IEEE Access.

[10]  W. Dghais,et al.  Behavioral model for high-speed digital buffer/driver , 2010, 2010 Workshop on Integrated Nonlinear Microwave and Millimeter-Wave Circuits.

[11]  Renato Rimolo-Donadio,et al.  Efficient Prediction of Equalization Effort and Channel Performance for PCB-Based Data Links , 2017, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[12]  Jun Wang,et al.  Modeling and Analysis of Nonlinear High-Speed Links , 2019, 2019 IEEE International Symposium on Electromagnetic Compatibility, Signal & Power Integrity (EMC+SIPI).

[13]  Jun Fan,et al.  Signal Integrity Design for High-Speed Digital Circuits: Progress and Directions , 2010, IEEE Transactions on Electromagnetic Compatibility.

[14]  Jae-Yoon Sim,et al.  A Single-Loop SS-LMS Algorithm With Single-Ended Integrating DFE Receiver for Multi-Drop DRAM Interface , 2011, IEEE Journal of Solid-State Circuits.

[15]  R. Mooney,et al.  An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[16]  Xiaoxiong Gu,et al.  Is 25 Gb/s On-Board Signaling Viable? , 2009, IEEE Transactions on Advanced Packaging.

[17]  D. Pitica,et al.  Analysis of the effect of nonlinear input/output characteristics of digital integrated circuits on signal integrity , 2008, 2008 31st International Spring Seminar on Electronics Technology.

[18]  Luca Selmi,et al.  Efficient Statistical Simulation of Intersymbol Interference and Jitter in High-Speed Serial Interfaces , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[19]  Chih-Fan Liao,et al.  A 40 Gb/s CMOS Serial-Link Receiver With Adaptive Equalization and Clock/Data Recovery , 2008, IEEE Journal of Solid-State Circuits.

[20]  Miaowen Wen,et al.  Minimum Symbol-Error Rate Based Adaptive Decision Feedback Equalizer in Underwater Acoustic Channels , 2017, IEEE Access.