Timing optimization of FPGA placements by logic replication

Logic replication for placement level timing optimization is studied in the context of FPGAs. We make the observation that critical paths are dominated by interconnect delay and are frequently highly circuitous. We propose a systematic replication technique to "straighten" such paths. The resulting algorithm has several components: cell selection, slot selection for a duplicate cell, fanout partitioning and placement legalization. This algorithm is described and promising preliminary experimental results are reported with up to 29% improvement in critical path delay.

[1]  Chung-Kuan Cheng,et al.  Algorithms for optimal introduction of redundant logic for timing and area optimization , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[2]  Dominik Stoffel,et al.  Cell replication and redundancy elimination during placement for cycle time optimization , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[3]  Martin D. F. Wong,et al.  Minimum replication min-cut partitioning , 1996, Proceedings of International Conference on Computer Aided Design.

[4]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[5]  Abbas El Gamal,et al.  Optimal replication for min-cut partitioning , 1992, ICCAD.

[6]  Sung-Woo Hur,et al.  Mongrel: hybrid techniques for standard cell placement , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[7]  Robert K. Brayton,et al.  Wireplanning in logic synthesis , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[8]  Chung-Kuan Cheng,et al.  A replication cut for two-way partitioning , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Vaughn Betz,et al.  Timing-driven placement for FPGAs , 2000, FPGA '00.

[10]  A. Richard Newton,et al.  A cell-replicating approach to minicut-based circuit partitioning , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[11]  Sung-Woo Hur,et al.  Hybrid techniques for standard cell placement , 2000 .

[12]  Alberto L. Sangiovanni-Vincentelli,et al.  Addressing the timing closure problem by integrating logic optimization and placement , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[13]  Ankur Srivastava,et al.  Timing driven gate duplication: complexity issues and algorithms , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).