Read-Voltage Optimization for Finite Code Length in MLC NAND Flash Memory

In this paper, we propose an effective read-voltage optimization method for multi-level-cell (MLC) NAND flash memory to improve the performance of error correcting codes (ECCs) with finite blocklength. Specifically, we first obtain the maximal channel coding rate achievable at a given blocklength and error probability of quantized channel. Based on this finite-blocklength channel-coding rate (FCR), we convert the optimization problem into minimizing the error probability instead of the channel coding rate. Then, we develop a cross iterative search (CIS) method and the genetic algorithm to solve this optimization problem. In our simulations, for a well-designed LDPC code, our read-voltage optimization method improves program-and-erase (PE) endurance up to about 900 and 600 cycles against the maximizing the mutual information (MMI) and entropy-based optimization methods, respectively, at a frame-error-rate (FER) of $2\times 10^{-4}$.

[1]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[2]  Qing Li,et al.  Noise modeling and capacity analysis for NAND flash memories , 2014, 2014 IEEE International Symposium on Information Theory.

[3]  Tong Zhang,et al.  On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Yong Liang Guan,et al.  Read and Write Voltage Signal Optimization for Multi-Level-Cell (MLC) NAND Flash Memory , 2016, IEEE Transactions on Communications.

[5]  Yong Liang Guan,et al.  Non-binary LDPC code with multiple memory reads for multi-level-cell (MLC) flash , 2014, Signal and Information Processing Association Annual Summit and Conference (APSIPA), 2014 Asia-Pacific.

[6]  Hua Xiao,et al.  Graph-based message-passing schedules for decoding LDPC codes , 2004, IEEE Transactions on Communications.

[7]  Simon Litsyn,et al.  Efficient Serial Message-Passing Schedules for LDPC Decoding , 2007, IEEE Transactions on Information Theory.

[8]  Onur Mutlu,et al.  Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Jinho Choi,et al.  Block-Wise Concatenated BCH Codes for NAND Flash Memories , 2014, IEEE Transactions on Communications.

[10]  Kinam Kim,et al.  Future memory technology: challenges and opportunities , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[11]  H. Vincent Poor,et al.  Channel Coding Rate in the Finite Blocklength Regime , 2010, IEEE Transactions on Information Theory.

[12]  Yong Liang Guan,et al.  Check Node Reliability-Based Scheduling for BP Decoding of Non-Binary LDPC Codes , 2013, IEEE Transactions on Communications.

[13]  Richard D. Wesel,et al.  Enhanced Precision Through Multiple Reads for LDPC Decoding in Flash Memories , 2013, IEEE Journal on Selected Areas in Communications.