Low-power high-performance double-gate fully depleted SOI circuit design

Double-gate fully depleted (DGFD) SOI circuits are regarded as the next generation VLSI circuits. This paper investigates the impact of scaling on the demand and challenges of DGFD SOI circuit design for low power and high performance. We study how the added back-gate capacitance affects circuit power and performance; how to tradeoff the enhanced short-channel effect immunity with the added back-channel leakage; and how the coupling between the front- and back-gates affects circuit reliability. Our analyses over different technology generations using the MEDICI device simulator show that DGFD SOI circuits have significant advantages in driving high output load. DGFD SOI circuits also show excellent ability in controlling leakage current. However, for low output load, no gain is obtained for DGFD SOI circuits. Also, it is necessary to optimize the back-gate oxide thickness for best leakage control. Moreover, threshold variation may cause reliability problems for thin back-gate oxide DGFD SOI circuits operated at low supply voltage.

[1]  David J. Frank,et al.  Nanoscale CMOS , 1999, Proc. IEEE.

[2]  J. Colinge.  Silicon-on-Insulator Technology , 1991 .

[3]  C. Hu,et al.  A comparative study of advanced MOSFET concepts , 1996 .

[4]  Hidetoshi Onodera,et al.  Analytical Formulas of Output Waveform and Short-Circuit Power Dissipation for Static CMOS Gates Dri , 1998 .

[5]  Sarma B. K. Vrudhula,et al.  On short circuit power estimation of CMOS inverters , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[6]  Y. Tosaka,et al.  Scaling theory for double-gate SOI MOSFET's , 1993 .

[7]  Ishiuchi,et al.  Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas , 2004 .

[8]  Gerold W. Neudeck,et al.  New planar self-aligned double-gate fully-depleted P-MOSFETs using epitaxial lateral overgrowth (ELO) and selectively grown source/drain (S/D) , 2000, 2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125).

[9]  Hidetoshi Onodera,et al.  Estimation of short-Circuit Power Dissipation for Static CMOS Gates , 1996 .

[10]  Jeffrey Bokor,et al.  Gate length scaling and threshold voltage control of double-gate MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[11]  Kaushik Roy,et al.  Design and optimization of double-gate SOI MOSFETs for low voltage low power circuits , 1998, 1998 IEEE International SOI Conference Proceedings (Cat No.98CH36199).

[12]  D. Frank,et al.  Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[13]  J. Colinge.  Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[14]  Chenming Hu,et al.  A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[15]  D. Flandre,et al.  Modeling of ultrathin double-gate nMOS/SOI transistors , 1994 .