Supplementary Materials for Error Minimization in Lateral Inhibition Circuits