Development of a Vertical Wrap-Gated InAs FET

In this paper, we report on the development of a vertical wrap-gated field-effect transistor based on epitaxially grown InAs nanowires. We discuss some of the important steps involved in the growth and processing, such as nanowire position control, in situ doping, high- kappa dielectric deposition, spacer layer formation, and metal wrap-gate fabrication. In particular, we compare a few alternative methods for deposition of materials onto vertical structures and discuss their potential advantages and limitations. Finally, we also present a comparison of transistor performance for nanowires grown using two different epitaxial techniques.

[1]  E. I. Parkhomenko.  Electrical properties of rocks , 1967 .

[2]  J. Plummer,et al.  Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's , 1997, IEEE Electron Device Letters.

[3]  G. B. Stringfellow,et al.  Surfactant effects of dopants on ordering in GaInP , 2000 .

[4]  Lars Samuelson,et al.  One-dimensional heterostructures in semiconductor nanowhiskers , 2002 .

[5]  Charles M. Lieber,et al.  Epitaxial core–shell and core–multishell nanowire heterostructures , 2002, Nature.

[6]  Lars Samuelson,et al.  Single-electron transistors in heterostructure nanowires. , 2003 .

[7]  Lars Montelius,et al.  Nanowire Arrays Defined by Nanoimprint Lithography , 2004 .

[8]  Lars Samuelson,et al.  Role of surface diffusion in chemical beam epitaxy of InAs nanowires , 2004 .

[9]  R. Chau,et al.  In search of "Forever," continued transistor scaling one new material at a time , 2005, IEEE Transactions on Semiconductor Manufacturing.

[10]  L. Wernersson,et al.  Vertical high mobility wrap-gated inas nanowire transistor , 2005, 63rd Device Research Conference Digest, 2005. DRC '05..

[11]  B. Ryu,et al.  High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[12]  E. Lind,et al.  Wrap-gated inas nanowire field-effect transistor , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[13]  Theresa S. Mayer,et al.  Measuring the specific contact resistance of contacts to semiconductor nanowires , 2005 .

[14]  K. Dick,et al.  Optimization of Au-assisted InAs nanowires grown by MOVPE , 2006 .

[15]  Erik Lind,et al.  Improved subthreshold slope in an InAs nanowire heterostructure field-effect transistor. , 2006, Nano letters.

[16]  Charles M. Lieber,et al.  Ge/Si nanowire heterostructures as high-performance field-effect transistors , 2006, Nature.

[17]  A. Seabaugh,et al.  Electrical properties of HfO2/InAs MOS capacitors , 2007, 2007 International Semiconductor Device Research Symposium.

[18]  Lars Samuelson,et al.  Epitaxial Growth of Indium Arsenide Nanowires on Silicon Using Nucleation Templates Formed by Self‐Assembled Organic Coatings , 2007 .

[19]  W. Prost,et al.  High Transconductance MISFET With a Single InAs Nanowire Channel , 2007, IEEE Electron Device Letters.

[20]  L. Wernersson,et al.  Drive current and threshold voltage control in vertical InAs wrap-gate transistors , 2008 .

[21]  L.-E. Wernersson,et al.  Vertical Enhancement-Mode InAs Nanowire Field-Effect Transistor With 50-nm Wrap Gate , 2008, IEEE Electron Device Letters.

[22]  Jack C. Lee,et al.  Metal gate: HfO2 metal-oxide-semiconductor structures on high-indium-content InGaAs substrate using physical vapor deposition , 2008 .