Fault Diagnosis of MOS Combinational Networks

The increasing difficulties in testing large logic networks have generated the need for designing logic networks for testability. Computer algorithms for designing diagnosable metal oxide semiconductor (MOS) networks with and without fan-in, fan-out constraints were described in previous papers by the authors. In this two-part series, we discuss the testing of these designed networks.

[1]  T. Fukui,et al.  Automatic System Level Test a Fault Location for Large Digital Systems , 1978, 15th Design Automation Conference.

[2]  Yacoub M. El-Ziq.  Logic Design Automation of MOS Combinational Networks with Fan-In, Fan-Out Constraints , 1978, 15th Design Automation Conference.

[3]  Zvi Kohavi,et al.  Fault Detection in Fanout-Free Combinational Networks , 1973, IEEE Transactions on Computers.

[4]  Stephen Y. H. Su,et al.  Logic design automation of diagnosable MOS combinational logic networks , 1977, DAC '77.

[5]  Sudhakar M. Reddy,et al.  A Design Procedure for Fault-Locatable Switching Circuits , 1972, IEEE Transactions on Computers.

[6]  Zvi Kohavi,et al.  Detection of Multiple Faults in Combinational Logic Networks , 1972, IEEE Transactions on Computers.

[7]  J.J. Liu,et al.  A Direct Method of Computing the GNAF of an Integer , 1975, IEEE Transactions on Computers.

[8]  Hung Chi Lai,et al.  Minimization of Logic Networks Under a Generalized Cost Function , 1976, IEEE Transactions on Computers.

[9]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[10]  Akihiko Yamada,et al.  AUTOMATIC SYSTEM LEVEL TEST GENERATION AND FAULT LOCATION FOR LARGE DIGITAL SYSTEMS , 1978, DAC '78.

[11]  S. Muroga,et al.  Synthesis of Networks with a Minimum Number of Negative Gates , 1971, IEEE Transactions on Computers.

[12]  Rodolfo Betancourt.  Derivation of Minimum Test Sets for Unate Logical Circuits , 1971, IEEE Transactions on Computers.

[13]  R. Dandapani,et al.  On the Design of Logic Networks with Redundancy and Testability Considerations , 1974, IEEE Transactions on Computers.

[14]  Ramaswami Dandapani,et al.  Derivation of Minimal Test Sets for Monotonic Logic Circuits , 1973, IEEE Transactions on Computers.

[15]  Stephen Y. H. Su,et al.  Computer-Aided Logic Design of Two-Level MOS Combinational Networks with Statistical Results , 1978, IEEE Transactions on Computers.

[16]  SUDHAKAR M. REDDY,et al.  Easily Testable Realizations ror Logic Functions , 1972, IEEE Transactions on Computers.

[17]  Sudhakar M. Reddy,et al.  Complete Test Sets for Logic Functions , 1973, IEEE Transactions on Computers.

[18]  Michael R. Paige.  Synthesis of Diagnosable FET Networks , 1973, IEEE Transactions on Computers.

[19]  TSO-KAI LIU,et al.  Synthesis Algorithms for 2-level MOS Networks , 1975, IEEE Transactions on Computers.