Automatic generation of synchronous test patterns for asynchronous circuits

This paper presents a novel approach for automatic test patterngeneration of asynchronous circuits. The techniques used for thispurpose assume that the circuit can only be exercised by applyingsynchronous test vectors, as is done by real-life testers.The main contribution of the paper is the abstraction of thecircuit's behavior as a synchronous finite state machine in such away that similar techniques to those currently used for synchronouscircuits can be safely applied for testing.Currently, the fault model being used is the input stuck-at model.Experimental results on different benchmarks show that our approachgenerates test vectors with high fault coverage.

[1]  Jordi Cortadella,et al.  Hierarchical gate-level verification of speed-independent circuits , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[2]  Ran Ginosar,et al.  Self-timed is self-checking , 1995, J. Electron. Test..

[3]  Edward B. Eichelberger,et al.  Hazard Detection in Combinational and Sequential Switching Circuits , 1964, IBM J. Res. Dev..

[4]  Sundaram Seshu,et al.  On an Improved Diagnosis Program , 1965, IEEE Trans. Electron. Comput..

[5]  Edmund M. Clarke,et al.  Symbolic model checking for sequential circuit verification , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Melvin A. Breuer.  A Random and an Algorithmic Technique for Fault Detection Test Generation for Sequential Circuits , 1971, IEEE Transactions on Computers.

[7]  Luciano Lavagno,et al.  Synthesis for testability techniques for asynchronous circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Gaetano Borriello,et al.  Testing asynchronous circuits: A survey , 1995, Integr..

[9]  Erik Brunvand,et al.  Testing self-timed circuits using partial scan , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[10]  Marly Roncken,et al.  Linear Test Times for Delay-Insensitive Circuits: a Compilation Strategy , 1993, Asynchronous Design Methodologies.

[11]  Alian J. Martin,et al.  Testing delay-insensitive circuits , 1991 .

[12]  Srimat T. Chakradhar,et al.  Synchronous test generation model for asynchronous circuits , 1996, Proceedings of 9th International Conference on VLSI Design.

[13]  Luciano Lavagno,et al.  Testing redundant asynchronous circuits by variable phase splitting , 1994, EURO-DAC '94.

[14]  Fabio Somenzi,et al.  Fast sequential ATPG based on implicit state enumeration , 1991, 1991, Proceedings. International Test Conference.

[15]  Melvin A. Breuer.  The Effects of Races, Delays, and Delay Faults on Test Generation , 1974, IEEE Transactions on Computers.

[16]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[17]  Teresa H. Y. Meng,et al.  Semi-modularity and testability of speed-independent circuits , 1992, Integr..

[18]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[19]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Carl-Johan H. Seger,et al.  Asynchronous Circuits , 1995, Monographs in Computer Science.

[21]  Michael Yoeli,et al.  SELF-TIMED is SELF-DIAGNOSTIC , 1995 .

[22]  Luciano Lavagno,et al.  Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .