Cascading Techniques for a High-Speed Memory Interface
暂无分享,去创建一个
Peter Gregorius | Hermann Ruckerbauer | Zheng Gu | Daniel Kehrer | Martin Streibl | Ralf Schledz | Lydia Neumann | Evelyn Neuscheler | Thomas Rickes | Jürgen Zielbauer
[1] J. Kennedy,et al. A 3.6-Gb/s point-to-point heterogeneous-voltage-capable DRAM interface for capacity-scalable memory subsystems , 2005, IEEE Journal of Solid-State Circuits.
[2] B. Fischer,et al. A highly manufacturable deep trench based DRAM cell layout with a planar array device in a 70nm technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[3] L. Ravezzi,et al. Data Recovery and Retiming for the Fully Buffered DIMM 4.8Gb/s Serial Links , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[4] H.-D. Wohlmuth,et al. A 30-gb/s 70-mW one-stage 4:1 multiplexer in 0.13-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.
[5] Kee-Won Kwon,et al. A 128Mb multi port media DRAM with four independent 4Gb/s serial ports , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).