Gpnocsim - A General Purpose Simulator for Network-On-Chip

Network-on-chip (NoC) has gained considerable attention over the last few years as a paradigm for implementing communication among the system components embedded in a single chip. As such, there has been an increased need for defining and developing simulation software for carrying out simulation of NoC architectures. In this paper, we present gpNoCsim, a Java based general-purpose network simulator for NoC, which is built upon the object-oriented modular design of the NoC architecture components. Here we demonstrate the use of our proposed simulator by simulating several existing well-known architectures. We have also provided the guidelines on how to simulate future architectures. Finally, we have validated the outputs of gpNoCsim with the studies of existing NoC architectures.

[1]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[2]  Axel Jantsch,et al.  NNSE: Nostrum Network-on-Chip Simulation Environment , 2005 .

[3]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[4]  Partha Pratim Pande,et al.  High-throughput switch-based interconnect for future SoCs , 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..

[5]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[6]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .