4-Slot, 8-Drop Impedance-Matched Bidirectional Multidrop DQ Bus With a 4.8-Gb/s Memory Controller Transceiver

In this paper, we introduce an impedance-matched bidirectional multidrop (IMBM) DQ bus, together with a 4.8-Gb/s transceiver for a memory controller that supports this bus. Reflective ISI is eliminated at each stub of the IMBM DQ bus by resistive unidirectional impedance matching. A prototype memory controller transceiver is designed and fabricated in a 0.13-<formula formulatype="inline"><tex Notation="TeX">$\mu{\rm m}$</tex></formula> CMOS process and operates with a 1.2-V supply voltage. Its effectiveness is shown on various multidrop channel configurations. At 4.8 Gb/s, this transceiver with a 4-slot, 8-drop IMBM DQ bus has an eye opening of 0.39 UI in TX mode and 0.58 UI in RX mode, at a threshold of <formula formulatype="inline"><tex Notation="TeX">$10^{-9}$</tex></formula> BER, whereas a comparable transceiver with a conventional 4-slot, 8-drop stub series terminated logic has no timing margin under the same test conditions. Our transceiver consumes 14.25 mW/Gb/s per DQ in TX mode, and 13.69 mW/Gb/s per DQ in RX mode.

[1]  L. Ravezzi,et al.  Data Recovery and Retiming for the Fully Buffered DIMM 4.8Gb/s Serial Links , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Roberto Sarmiento,et al.  A gigabit multidrop serial backplane for high-speed digital systems based on asymmetrical power splitter , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  E. Prete,et al.  A 100mW 9.6Gb/s Transceiver in 90nm CMOS for Next-Generation Memory Interfaces , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Peter Gregorius,et al.  Cascading Techniques for a High-Speed Memory Interface , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Sungho Lee,et al.  Multi-Slot Main Memory System for Post DDR3 , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Hong-June Park,et al.  A 3Gb/s 8b single-ended transceiver for 4-drop DRAM interface with digital calibration of equalization skew and offset coefficients , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  H. Tamura,et al.  A 5-6.4-Gb/s 12-channel transceiver with pre-emphasis and equalization , 2005, IEEE Journal of Solid-State Circuits.

[8]  Ting Wu,et al.  Clocking circuits for a 16Gb/s memory interface , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[9]  Stefanos Sidiropoulos,et al.  A semidigital dual delay-locked loop , 1997, IEEE J. Solid State Circuits.

[10]  Daeyun Shim,et al.  A Quad 6Gb/s Multi-rate CMOS Transceiver with TX Rise/Fall-Time Control , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[11]  Jung Sunwoo,et al.  Channel BER Measurement for a 5.8Gb/s/pin unidirectional differential I/O for DRAM application , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[12]  C. Svensson,et al.  Improvement Potential and Equalization Example for Multidrop DRAM Memory Buses , 2009, IEEE Transactions on Advanced Packaging.

[13]  Dan Oh,et al.  Challenges and solutions for next generation main memory systems , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.

[14]  Ting Wu,et al.  Advanced Modeling and Accurate Characterization of a 16 Gb/s Memory Interface , 2009, IEEE Transactions on Advanced Packaging.

[15]  Suhwan Kim,et al.  A 4.8Gb/s impedance-matched bidirectional multi-drop transceiver for high-capacity memory interface , 2011, 2011 IEEE International Solid-State Circuits Conference.