论文信息 - 30-nm InAs PHEMTs With $f_{T} = \hbox{644}\ \hbox{GHz}$ and $f_{\max} = \hbox{681}\ \hbox{GHz}$

30-nm InAs PHEMTs With $f_{T} = \hbox{644}\ \hbox{GHz}$ and $f_{\max} = \hbox{681}\ \hbox{GHz}$

We present 30-nm InAs pseudomorphic HEMTs (PHEMTs) on an InP substrate with record fT characteristics and well-balanced fT and fmax values. This result was obtained by improving short-channel effects through widening of the side-recess spacing (Lside) to 150 nm, as well as reducing parasitic source and drain resistances. To compensate for an increase in Rs and Rd due to Lside widening, we optimized the ohmic contact process so as to decrease the specific ohmic contact resistance (Rc) to the InGaAs cap to 0.01 Ω·mm. A 30-nm InAs PHEMT with tins = 4 nm exhibits excellent gm,max of 1.9 S/mm, fT of 644 GHz, and fmax of 681 GHz at VDS = 0.5 V simultaneously. To the knowledge of the authors, the obtained fT in this work is the highest ever reported in any FET on any material system. This is also the first demonstration of simultaneous fT and fmax higher than 640 GHz in any transistor technology.

Dae-Hyun Kim | Daehyun Kim | J. D. del Alamo | Jesús A del Alamo

[1] I. Watanabe,et al. 547-GHz f/sub t/ In/sub 0.7/Ga/sub 0.3/As-In/sub 0.52/Al/sub 0.48/As HEMTs with reduced source and drain resistance , 2004, IEEE Electron Device Letters.

[2] Z. Griffith,et al. Sub-300 nm InGaAs/InP Type-I DHBTs with a 150 nm collector, 30 nm base demonstrating 755 GHz fmax and 416 GHz fT , 2007, 2007 IEEE 19th International Conference on Indium Phosphide & Related Materials.

[3] Y. Yamashita,et al. Nanogate InP-HEMT technology for ultrahigh-speed performance , 2004, 16th IPRM. 2004 International Conference on Indium Phosphide and Related Materials, 2004..

[4] W. Deal,et al. Sub 50 nm InP HEMT Device with Fmax Greater than 1 THz , 2007, 2007 IEEE International Electron Devices Meeting.

[5] D. Greenberg,et al. Nonlinear source and drain resistance in recessed-gate heterostructure field-effect transistors , 1996 .

[6] Daehyun Kim,et al. 30 nm E-mode InAs PHEMTs for THz and future logic applications , 2008, 2008 IEEE International Electron Devices Meeting.

[7] Kwang-Seok Seo,et al. Beyond-CMOS: Impact of Side-Recess Spacing on the Logic Performance of 50 ㎚ In 0.7 Ga 0.3 As HEMTs , 2006 .

[8] H. Gummel. On the definition of the cutoff frequency f T , 1969 .

[9] Y. Yamashita,et al. InP-Based High Electron Mobility Transistors with a Very Short Gate-Channel Distance , 2003 .

[10] Tetsuya Suemitsu,et al. 30-nm two-step recess gate InP-Based InAlAs/InGaAs HEMTs , 2002 .

[11] Daehyun Kim,et al. Impact of lateral engineering on the logic performance of sub-50 nm InGaAs HEMTs , 2007, 2007 International Semiconductor Device Research Symposium.

[12] S. Wada,et al. An 0.1-/spl mu/m voidless double-deck-shaped (DDS) gate HJFET with reduced gate-fringing-capacitance , 1999 .

[13] Daehyun Kim,et al. 30-nm InAs Pseudomorphic HEMTs on an InP Substrate With a Current-Gain Cutoff Frequency of 628 GHz , 2008, IEEE Electron Device Letters.

[14] W. Hafez,et al. Pseudomorphic InP/InGaAs Heterojunction Bipolar Transistors (PHBTs) Experimentally Demonstrating fT = 765 GHz at 25°C Increasing to fT = 845 GHz at -55°C , 2006, 2006 International Electron Devices Meeting.