High Performance Multiplier using Booth Algorithm

[1]  Z. Sauli,et al.  An efficient Modified Booth multiplier architecture , 2008, 2008 International Conference on Electronic Design.

[2]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .