论文信息 - Two-channel time-interleaved pipelined ADC using shared amplifiers

Two-channel time-interleaved pipelined ADC using shared amplifiers

A pipelined ADC using shared amplifiers in two-channel time-interleaved design is proposed. The two channels have a unify sample and hold amplifier. In the time-interleaved pipelined part, the large mismatch between the channels is reduced by the shared amplifier in the same stage. And power consumption and chip area also been decreased. Under SMIC 0.35um 1P6M CMOS process with 3.3V supply, the SNR is higher than 60dB with the condition that the sampling rate is 200MHz and the input frequency is scanned from 1MHz to 80MHz. The typical current consumption is about 40mA.

Wang Xing-hua | Zhong Shun'an | Zhang Zhuo

[1] Stephen H. Lewis,et al. A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers , 1997, IEEE J. Solid State Circuits.

[2] Un-Ku Moon,et al. A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique , 2004, IEEE Journal of Solid-State Circuits.

[3] O. Moldsvor,et al. A 1.2V 220MS/s 10b pipeline ADC implemented in 0.13/spl mu/m digital CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4] Paul R. Gray,et al. An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOS , 1993 .

[5] José Luis Huertas,et al. Impact of random channel mismatch on the SNR and SFDR of time-interleaved ADCs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6] Paul R. Gray,et al. A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .

[7] Paul R. Gray,et al. An 8b 85MS/s Parallel Pipeline A/D Converter in 1μm CMOS (Special Section on the 1992 VLSI Circuits Symposium) , 1993 .

[8] P.J. Hurst,et al. A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).