A GHz MOS adaptive pipeline technique using MOS current-mode logic

This paper describes an adaptive pipeline (APL) technique, which is a new pipeline scheme capable of compensating for device-parameter deviations and for operating-environment variations. This technique can also compensate for clock skew and eliminate excessive power dissipation in current-mode logic (CML) circuits. The APL technique is here applied to a 0.4-/spl mu/m MOS 1.6-V 1-GHz 64-bit double-stage pipeline adder, and this paper shows that the adder can operate accurately on condition that the clock has 20% skew. The APL technique uses MOS current-mode logic (MCML) circuits, whose propagation delay time can be varied by the control ports. MCML circuits can operate with lower signal voltage swing and higher operating frequency at lower supply voltage than CMOS circuits can. This paper also shows that MCML circuits are suitable for a low-noise variable delay circuit. Measurement results show that jitter of MCML circuits is about 65% that of CMOS circuits.

[1]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[2]  T. Enomoto,et al.  A 2.4-ns, 16-bit, 0.5-/spl mu/m CMOS arithmetic logic unit for microprogrammable video signal processor LSIs , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[3]  Masayuki Mizuno,et al.  A Ghz Mos Adaptive Pipeline Technique Using Variable Delay Circuits , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[4]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[5]  Masayuki Mizuno,et al.  A low-supply voltage GHz MOS integrated circuit for mobile computing systems , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[6]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[7]  S. Kiaei,et al.  Analog logic techniques steer around the noise , 1993, IEEE Circuits and Devices Magazine.

[8]  E. L. Hudson,et al.  A variable delay line PLL for CPU-coprocessor synchronization , 1988 .

[9]  Masakazu Yamashina,et al.  An MOS Current Mode Logic (MCML) Circuit for Low-Power Sub-GHz Processors , 1992 .

[10]  H. Hara,et al.  50% active-power saving without speed degradation using standby power reduction (SPR) circuit , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.