Comprehensive Model for High-Speed Current-Mode Signaling in Next Generation MWCNT Bundle Interconnect Using FDTD Technique
暂无分享,去创建一个
[1] Wentai Liu,et al. Current-mode signaling in deep submicrometer global interconnects , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[2] Brajesh Kumar Kaushik,et al. Signal integrity and propagation delay analysis using FDTD technique for VLSI interconnects , 2014 .
[3] Brajesh Kumar Kaushik,et al. FDTD technique based crosstalk analysis of bundled SWCNT interconnects , 2015 .
[4] Maryam Shojaei Baghini,et al. A Variation Tolerant Current-Mode Signaling Scheme for On-Chip Interconnects , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Brajesh Kumar Kaushik,et al. Delay and crosstalk reliability issues in mixed MWCNT bundle interconnects , 2014, Microelectron. Reliab..
[6] Hai Lin,et al. Modeling of Crosstalk Effects in Multiwall Carbon Nanotube Interconnects , 2012, IEEE Transactions on Electromagnetic Compatibility.
[7] Bundles of multiwall carbon nanotube interconnects: RF crosstalk analysis by equivalent circuits , 2012, 2012 IEEE International Symposium on Electromagnetic Compatibility.
[8] Min Tang,et al. Modeling and Fast Simulation of Multiwalled Carbon Nanotube Interconnects , 2015, IEEE Transactions on Electromagnetic Compatibility.
[9] M. S. Sarto,et al. Fast Transient Analysis of Next-Generation Interconnects Based on Carbon Nanotubes , 2010, IEEE Transactions on Electromagnetic Compatibility.
[10] Rahim Faez,et al. Stability analysis in multiwall carbon nanotube bundle interconnects , 2012, Microelectron. Reliab..
[11] Fei Yuan,et al. CMOS Current-Mode Circuits for Data Communications (Analog Circuits and Signal Processing) , 2006 .
[12] Hafizur Rahaman,et al. Modeling and Analysis of Crosstalk Induced Effects in Multiwalled Carbon Nanotube Bundle Interconnects: An ABCD Parameter-Based Approach , 2015, IEEE Transactions on Nanotechnology.
[13] Atul Maheshwari. Circuit and signaling techniques for on -chip interconnects , 2004 .
[14] K. Banerjee,et al. High-Frequency Analysis of Carbon Nanotube Interconnects and Implications for On-Chip Inductor Design , 2009, IEEE Transactions on Electron Devices.
[15] Takayasu Sakurai,et al. A simple MOSFET model for circuit analysis , 1991 .
[16] C. Xu,et al. Carbon Nanomaterials for Next-Generation Interconnects and Passives: Physics, Status and Prospects , 2009 .
[17] Hafizur Rahaman,et al. Crosstalk overshoot/undershoot analysis and its impact on gate oxide reliability in multi-wall carbon nanotube interconnects , 2011 .
[18] Yash Agrawal,et al. High-performance Current Mode Receiver Design for On-chip VLSI Interconnects , 2015 .
[19] C. Paul. Incorporation of terminal constraints in the FDTD analysis of transmission lines , 1994 .
[20] P. McEuen,et al. Single-walled carbon nanotube electronics , 2002 .
[21] Allen Taflove,et al. Computational Electrodynamics the Finite-Difference Time-Domain Method , 1995 .
[22] Jun Hu,et al. Signal Transmission Analysis of Multilayer Graphene Nano-Ribbon (MLGNR) Interconnects , 2012, IEEE Transactions on Electromagnetic Compatibility.
[23] M. S. Sarto,et al. Single-Conductor Transmission-Line Model of Multiwall Carbon Nanotubes , 2010, IEEE Transactions on Nanotechnology.
[24] J. Meindl,et al. Performance Modeling for Single- and Multiwall Carbon Nanotubes as Signal and Power Interconnects in Gigascale Systems , 2008, IEEE Transactions on Electron Devices.
[25] M. Anis,et al. "Impact of Technology Scaling on CMOS Logic Styles", IEEE Transactions On Circuits and Systems-II , 2002 .