Improved noise coupling performance using optimized Teflon liner with different TSV structures for 3D IC integration
暂无分享,去创建一个
Shiv Govind Singh | Suraj Patil | Asisa Kumar Panigrahi | Satish Bonam | C. Hemanth Kumar | Om Krishan Singh
[1] T. Seidel,et al. Methods And Needs For Low K Material Research , 1995 .
[2] R. Gutmann,et al. Wafer Level 3-D ICs Process Technology , 2008 .
[3] Joungho Kim,et al. Guard ring effect for through silicon via (TSV) noise coupling reduction , 2010, 2010 IEEE CPMT Symposium Japan.
[4] Kaustav Banerjee,et al. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.
[5] Paul S. Ho,et al. Low Dielectric Constant Materials for IC Applications , 2003 .
[6] Ali Afzali-Kusha,et al. Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation , 2006, Proceedings of the IEEE.
[7] Joungho Kim,et al. TSV modeling and noise coupling in 3D IC , 2010, 3rd Electronics System Integration Technology Conference ESTC.
[8] Shiv Govind Singh,et al. TSV noise coupling in 3D IC using guard ring , 2015, 2015 International 3D Systems Integration Conference (3DIC).
[9] Young-Hyun Jun,et al. 8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.
[10] Peter Ramm,et al. Handbook of 3D integration : technology and applications of 3D integrated circuits , 2012 .