The design of an SRAM-based field-programmable gate array. I. Architecture

Field-programmable gate arrays (FPGAs) are now widely used for the implementation of digital systems, and many commercial architectures are available. Although the literature and data books contain detailed descriptions of these architectures, there is very little information on how the high-level architecture was chosen, and no information on the circuit-level or physical design of the devices. This paper describes the high-level architectural design of a static-random-access memory programmable FPGA. A forthcoming Part II will address the circuit design issues through to the physical layout. The logic block and routing architecture of the FPGA was determined through experimentation with benchmark circuits and custom-built computer-aided design tools. The resulting logic block is an asymmetric tree of four-input lookup tables that are hard-wired together and a segmented routing architecture with a carefully chosen segment length distribution.

[1]  D. Tavana,et al.  Logic block and routing considerations for a new SRAM-based FPGA architecture , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[2]  Carl Ebeling,et al.  MONTAGNE: An FPL for Synchronous and Asynchronous Circuits , 1992, FPL.

[3]  Kevin Charles Kenton Chung.  Architecture and Synthesis of Field-Programmable Gate Arrays with Hard-wired Connections , 1994 .

[4]  Rakesh H. Patel,et al.  A 90.7 MHz-2.5 million transistors CMOS CPLD with JTAG boundary scan and in-system programmability , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[5]  Carl Ebeling,et al.  TRIPTYCH: A New FPGA Architecture , 1991 .

[6]  Dwight D. Hill,et al.  Optimized reconfigurable cell array architecture for high-performance field programmable gate arrays , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[7]  P. Chow,et al.  The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Jonathan Rose,et al.  The effect of logic block complexity on area of programmable gate arrays , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[9]  Jonathan Rose,et al.  The effect of logic block architecture on FPGA performance , 1992 .

[10]  A. Gupta,et al.  A user configurable gate array using CMOS-EPROM technology , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[11]  Jonathan Rose,et al.  A detailed router for field-programmable gate arrays , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  J. Birkner,et al.  A very-high-speed field-programmable gate array using metal-to-metal antifuse programmable elements , 1992 .

[13]  A. El Gamal,et al.  An architecture for electrically configurable gate arrays , 1989 .

[14]  David A. Patterson,et al.  Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .

[15]  Sau C. Wong,et al.  A 5000-gate CMOS EPLD with multiple logic and interconnect arrays , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[16]  Carl Ebeling,et al.  The Triptych FPGA architecture , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[17]  A. El Gamal,et al.  PLA-based FPGA Area Versus Cell C+ Granularity , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[18]  Jonathan Rose,et al.  A high-speed FPGA using programmable mini-tiles , 1993 .

[19]  Intel's FLEXlogic FPGA architecture , 1993, Digest of Papers. Compcon Spring.

[20]  A. El Gamal,et al.  An FPGA family optimized for high densities and reduced routing delay , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[21]  L. Cooke,et al.  An MPGA Compatible FPGA Architecture , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[22]  William S. Carter,et al.  Third-generation architecture boosts speed and density of field-programmable gate arrays , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[23]  Jonathan Rose,et al.  TEMPT: technology mapping for the exploration of FPGA architectures with hard-wired connections , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[24]  Jonathan Rose,et al.  Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency , 1990 .

[25]  Kerry Veenstra,et al.  A dual granularity and globally interconnected architecture for a programmable logic device , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.