Sub-sampling PLL techniques

In a classical PLL, the phase detector (PD) and charge pump (CP) noise is multiplied by N2, when referred to the VCO output, due to the divide-by-N in the feedback path. It often dominates the in-band phase noise and limits the achievable PLL jitter·power Figure-Of-Merit (FOM). A sub-sampling PLL uses a PD that sub-samples the high frequency VCO output with the reference clock. The PD and CP noise in this PLL is shown to be not multiplied by N2, and greatly attenuated by the high phase detection gain, leading to lower in-band phase noise and better PLL FOM. This article reviews the development of the PLL FOM, the sub-sampling PLL techniques and their applications in recent PLL architectures.

[1]  Eric A. M. Klumperink,et al.  A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging , 2015, IEEE Journal of Solid-State Circuits.

[2]  Po-Chun Huang,et al.  A Fractional-N Divider-Less Phase-Locked Loop With a Subsampling Phase Detector , 2014, IEEE Journal of Solid-State Circuits.

[3]  B. Nauta,et al.  A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.

[4]  Hao Yu,et al.  A Dividerless PLL With Low Power and Low Reference Spur by Aperture-Phase Detector and Phase-to-Analog Converter , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  J. Craninckx,et al.  A 9.2–12.7 GHz wideband fractional-N subsampling PLL in 28nm CMOS with 280fs RMS jitter , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[6]  Takamaro Kikkawa,et al.  A ring-VCO-based sub-sampling PLL CMOS circuit with −119 dBc/Hz phase noise and 0.73 ps jitter , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[7]  Che-Fu Liang,et al.  An injection-locked ring PLL with self-aligned injection window , 2011, 2011 IEEE International Solid-State Circuits Conference.

[8]  Duncan G. Elliott,et al.  A 6.0–13.5 GHz Alias-Locked Loop Frequency Synthesizer in 130 nm CMOS , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Kenichi Okada,et al.  25.2 A 2.2GHz −242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[10]  Eric A. M. Klumperink,et al.  Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector , 2010, IEEE Journal of Solid-State Circuits.

[11]  Willy Sansen,et al.  Analog circuit design : (X)DSL and other communication systems, RF MOST models, integrated filters and oscillators , 1999 .

[12]  Kenichi Okada,et al.  A 60-GHz sub-sampling frequency synthesizer using sub-harmonic injection-locked quadrature oscillators , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[13]  E. Klumperink,et al.  A 12GHz 210fs 6mW digital PLL with sub-sampling binary phase detector and voltage-time modulated DCO , 2013, 2013 Symposium on VLSI Circuits.

[14]  I-Ting Lee,et al.  A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[15]  Kenichi Okada,et al.  A fractional-N sub-sampling PLL using a pipelined phase-interpolator with a FoM of −246dB , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).

[16]  Chethan Rao,et al.  A 8.125–15.625 Gb/s SerDes using a sub-sampling ring-oscillator phase-locked loop , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[17]  Peter R. Kinget,et al.  Integrated GHz Voltage Controlled Oscillators , 1999 .

[18]  Jan Craninckx,et al.  A 10-bit, 550-fs step Digital-to-Time Converter in 28nm CMOS , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[19]  Eric A. M. Klumperink,et al.  Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Yen-Hsiang Wang,et al.  14.9 Sub-sampling all-digital fractional-N frequency synthesizer with −111dBc/Hz in-band phase noise and an FOM of −242dB , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[21]  I-Ting Lee,et al.  A 4.8-GHz Dividerless Subharmonically Injection-Locked All-Digital PLL With a FOM of $-$252.5 dB , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  Noboru Ishihara,et al.  A 0.52-V 5.7-GHz low noise sub-sampling PLL with dynamic threshold MOSFET , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[23]  Peter R. Kinget,et al.  A Sub-Sampling-Assisted Phase-Frequency Detector for Low-Noise PLLs With Robust Operation Under Supply Interference , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Xiang Yi,et al.  A low phase noise 24/77 GHz dual-band sub-sampling PLL for automotive radar applications in 65 nm CMOS technology , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[25]  Xiang Gao,et al.  Low jitter low power phase locked loops using sub-sampling phase detection , 2010 .

[26]  Bram Nauta,et al.  A 2.2GHz sub-sampling PLL with 0.16psrms jitter and −125dBc/Hz in-band phase noise at 700µW loop-components power , 2010, 2010 Symposium on VLSI Circuits.

[27]  Bram Nauta,et al.  Architectures for RF Frequency Synthesizers , 2002 .