A hardware/software-concurrent JPEG2000 encoder

We implement a JPEG2000 encoder based on a hardware/software co-design methodology. We emphasize on the concurrent execution of hardware accelerator IPs and software running on the CPU. In an SOC platform, sequential hardware acceleration of DWT and EBCOT Tier-1 coding gives us 70% reduction in total execution time. The proposed concurrent scheme achieves additional 14% saving. We describe our experience in bringing up such a system.

[2]  Takao Onoye,et al.  Design framework for JPEG2000 encoding system architecture , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  Andreas Uhl,et al.  Parallel JPEG2000 image coding on multiprocessors , 2002, Proceedings 16th International Parallel and Distributed Processing Symposium.

[4]  Philippe Coussy,et al.  Platform-based design for digital signal processing systems: a case study of MPEG-2/JPEG2000 encoder , 2002, IEEE 2002 International Conference on Communications, Circuits and Systems and West Sino Expositions.

[5]  Touradj Ebrahimi,et al.  The JPEG 2000 still image compression standard , 2001, IEEE Signal Process. Mag..

[6]  Shailesh Ramamurthy,et al.  JPEG-2000 on an advanced architecture, multiple execution unit DSP , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  Gianluca Piccinini,et al.  Reconfigurable coprocessor based JPEG 2000 implementation , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[8]  Steffen Rülke,et al.  Enhanced reusability for SoC-based HW/SW co-design , 2002, Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools.

[9]  Yu-Wei Chang,et al.  81MS/s JPEG2000 single-chip encoder with rate-distortion optimization , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[10]  Takao Onoye,et al.  High speed JPEG2000 encoder by configurable processor , 2002, Asia-Pacific Conference on Circuits and Systems.