Design of area-efficient unified transform circuit for multi-standard video decoder

This paper proposes a method to perform the inverse transform operations for three popular video compression standards H.264, VC-1 and MPEG-4 using the concept of delta coefficent matrix. We designed the unified inverse transform circuit based on the proposed method. Our circuit supports 4-point and 8-point transforms for H.264, VC-1 and MPEG-4. The proposed unified circuit was verified on the SoC platform board synthesized into a gate-level circuit using 130nm standard cell library and showed its efficiency in terms of the area.

[1]  Gary J. Sullivan,et al.  Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..

[2]  Keisuke Matsumoto,et al.  Development of Low-power and Real-time VC-1/H.264/MPEG-4 Video Processing Hardware , 2007, 2007 Asia and South Pacific Design Automation Conference.

[3]  Seonyoung Lee,et al.  Implementation of an AMBA-Compliant IP for H.264 Transform and Quantization , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[4]  Ji Hwan Park,et al.  A flexible transform processor architecture for multi-CODECs (JPEG, MPEG-2, 4 and H.264) , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[5]  Yeong-Kang Lai,et al.  A high-speed 2-D transform architecture with unique kernel for multi-standard video applications , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[6]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..