Resource-Shared Crypto-Coprocessor of AES Enc/Dec With SHA-3

Cryptographic co-processors are integral to the modern System-on-Chips. Flexibility in such designs serves dual purpose, i.e., it enables acceleration of different essential cryptographic primitives (Encryption/Authentication/Pseudo Random Number Generation (PRNG)) and also results in design compaction via resource sharing. In this context, a novel resource-shared crypto-coprocessor, named AE$HA-3 is presented, which combines two National Institute of Standards and Technology (NIST) standardized algorithms, i.e., Advance Encryption Standard (AES) and Secure Hash Algorithm-3 (SHA-3). Due to algorithmic dissimilarities, so far no resource-shared implementation enabling AES key scheduling/ enc/dec and SHA-3 has been presented. AE$HA-3 exploits resource-sharing for area reduction, i.e., integration of Look-Up-Tables (I-Tables) for AES enc/dec; logical optimization of Six Input Equation (SixIE) for SHA-3; a Unified XOR Section to carry out both key whitening in AES and SHA-3 transformations. Furthermore, the AES key scheduling was performed using the same resource-shared hardware. The proposed AE$HA-3 on Xilinx Virtex FPGA family results in highest hardware efficiency in terms of Throughput per Slice (TPS), along with a 49.37% area consumption reduction, when compared against the smallest stand-alone implementations presented to date.

[1]  Jens-Peter Kaps,et al.  Investigation of DPA Resistance of Block RAMs in Cryptographic Implementations on FPGAs , 2010, 2010 International Conference on Reconfigurable Computing and FPGAs.

[2]  Arshad Aziz,et al.  A high performance ST-Box based unified AES encryption/decryption architecture on FPGA , 2016, Microprocess. Microsystems.

[3]  Armando Astarloa,et al.  Securing IEEE 1588 messages with message authentication codes based on the KECCAK cryptographic algorithm implemented in FPGAs , 2014, 2014 IEEE 23rd International Symposium on Industrial Electronics (ISIE).

[4]  Tim Güneysu,et al.  DSPs, BRAMs, and a Pinch of Logic: Extended Recipes for AES on FPGAs , 2010, TRETS.

[5]  Goutam Paul,et al.  RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Anupam Chattopadhyay,et al.  Designing integrated accelerator for stream ciphers with structural similarities , 2012, Cryptography and Communications.

[7]  Kendall Ananyi,et al.  Flexible Hardware Processor for Elliptic Curve Cryptography Over NIST Prime Fields , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Jun Han,et al.  A reconfigurable and ultra low-cost VLSI implementation of SHA-1 and MD5 functions , 2007, 2007 7th International Conference on ASIC.

[9]  Goutam Paul,et al.  RAPID-FeinSPN: A Rapid Prototyping Framework for Feistel and SPN-Based Block Ciphers , 2013, ICISS.

[10]  Eiji Okamoto,et al.  Compact Hardware Implementations of ChaCha, BLAKE, Threefish, and Skein on FPGA , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Akashi Satoh,et al.  A Scalable Dual-Field Elliptic Curve Cryptographic Processor , 2003, IEEE Trans. Computers.

[12]  Goutam Paul,et al.  RunStream: A High-Level Rapid Prototyping Framework for Stream Ciphers , 2016, TECS.

[13]  Miguel A. Vega-Rodríguez,et al.  Hardware security platform for multicast communications , 2014, J. Syst. Archit..

[14]  Chris Weaver,et al.  CryptoManiac: a fast flexible architecture for secure communication , 2001, ISCA 2001.

[15]  Matti Tommiska,et al.  A Compact MD5 and SHA-1 Co-Implementation Utilizing Algorithm Similarities , 2005, ERSA.

[16]  Anupam Chattopadhyay,et al.  HiPAcc-LTE: An Integrated High Performance Accelerator for 3GPP LTE Stream Ciphers , 2011, INDOCRYPT.

[17]  Habibullah Jamal,et al.  An Efficient High Throughput FPGA Implementation of AES for Multi-gigabit Protocols , 2012, 2012 10th International Conference on Frontiers of Information Technology.

[18]  Cheng-Wen Wu,et al.  Single- and Multi-core Configurable AES Architectures for Flexible Security , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Lov K. Grover.  Quantum Mechanics Helps in Searching for a Needle in a Haystack , 1997, quant-ph/9706033.

[20]  Sanu Mathew,et al.  220MV-900MV 794/584/754 GBPS/W Reconfigurable GF(24)2 AES/SMS4/Camellia Symmetric-Key Cipher Accelerator in 14NM Tri-Gate CMOS , 2018, 2018 IEEE Symposium on VLSI Circuits.

[21]  Abdelhafid Bouhraoua.  Design feasibility study for a 500 Gbits/s advanced encryption standard cipher/decipher engine , 2010, IET Comput. Digit. Tech..

[22]  Eiji Okamoto,et al.  A low-area unified hardware architecture for the AES and the cryptographic hash function Grøstl , 2017, J. Parallel Distributed Comput..

[23]  Kimmo Järvinen.  Sharing Resources Between AES and the SHA-3 Second Round Candidates Fugue and Grøstl , 2010 .

[24]  Marcin Rogawski,et al.  Use of Embedded FPGA Resources in Implementations of Five Round Three SHA-3 Candidates , 2011 .

[25]  Howard M. Heys,et al.  A pipelined implementation of the grØstl hash algorithm and the advanced encryption standard , 2013, 2013 26th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE).

[26]  Arshad Aziz,et al.  A low-power SHA-3 designs using embedded digital signal processing slice on FPGA , 2016, Comput. Electr. Eng..

[27]  Kris Gaj,et al.  A high-speed unified hardware architecture for 128 and 256-bit security levels of AES and the SHA-3 candidate Grøstl , 2013, Microprocess. Microsystems.

[28]  Derek Chiou,et al.  Cryptoraptor: High throughput reconfigurable cryptographic processor , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[29]  Marc Stöttinger,et al.  Among slow dwarfs and fast giants: A systematic design space exploration of KECCAK , 2013, 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[30]  Jean-Jacques Quisquater,et al.  Implementation of the AES-128 on Virtex-5 FPGAs , 2008, AFRICACRYPT.

[31]  Michael Hutter,et al.  Putting together What Fits together - GrÆStl , 2012, CARDIS.

[32]  Arun K. Somani,et al.  Hashchip: A shared-resource multi-hash function processor architecture on FPGA , 2007, Integr..

[33]  Goutam Paul,et al.  CoARX: A coprocessor for ARX-based cryptographic algorithms , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[34]  Kris Gaj,et al.  Comprehensive Evaluation of High-Speed and Medium-Speed Implementations of Five SHA-3 Finalists Using Xilinx and Altera FPGAs , 2012, IACR Cryptol. ePrint Arch..

[35]  Akashi Satoh,et al.  A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[36]  Peter W. Shor,et al.  Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer , 1995, SIAM Rev..

[37]  Arshad Aziz,et al.  A Look-Up-Table Implementation of AES , 2007, HPCNCS.

[38]  Rainer Buchty,et al.  Cryptonite - A Programmable Crypto Processor Architecture for High-Bandwidth Applications , 2004, ARCS.

[39]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[40]  Kris Gaj,et al.  A High-Speed Unified Hardware Architecture for AES and the SHA-3 Candidate Grøstl , 2012, 2012 15th Euromicro Conference on Digital System Design.

[41]  Tung-Sang Ng,et al.  A unified architecture of MD5 and RIPEMD-160 hash algorithms , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[42]  Eiji Okamoto,et al.  A low-area unified hardware architecture for the AES and the cryptographic hash function ECHO , 2011, Journal of Cryptographic Engineering.