HW-SW emulation framework for temperature-aware design in MPSoCs

New tendencies envisage multiprocessor systems-on-chips (MPSoCs) as a promising solution for the consumer electronics market. MPSoCs are complex to design, as they must execute multiple applications (games, video) while meeting additional design constraints (energy consumption, time-to-market). Moreover, the rise of temperature in the die for MPSoCs can seriously affect their final performance and reliability. In this article, we present a new hardware-software emulation framework that allows designers a complete exploration of the thermal behavior of final MPSoC designs early in the design flow. The proposed framework uses FPGA emulation as the key element to model hardware components of the considered MPSoC platform at multimegahertz speeds. It automatically extracts detailed system statistics that are used as input to our software thermal library running in a host computer. This library calculates at runtime the temperature of on-chip components, based on the collected statistics from the emulated system and final floorplan of the MPSoC. This enables fast testing of various thermal management techniques. Our results show speedups of three orders of magnitude compared to cycle-accurate MPSoC simulators.

[1]  Kevin Skadron,et al.  Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.

[2]  Wayne H. Wolf,et al.  Multiprocessor Systems-on-Chips , 2004, ISVLSI.

[3]  Krste Asanovic,et al.  Reducing power density through activity migration , 2003, ISLPED '03.

[4]  Sani R. Nassif,et al.  Full chip leakage estimation considering power supply and temperature variations , 2003, ISLPED '03.

[5]  Luca Benini,et al.  MPARM: Exploring the Multi-Processor SoC Design Space with SystemC , 2005, J. VLSI Signal Process..

[6]  Sachin S. Sapatnekar,et al.  Partition-driven standard cell thermal placement , 2003, ISPD '03.

[7]  Margaret Martonosi,et al.  Dynamic thermal management for high-performance microprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[8]  Kevin Skadron,et al.  Temperature-aware microarchitecture: Modeling and implementation , 2004, TACO.

[9]  Martin D. F. Wong,et al.  A matrix synthesis approach to thermal placement , 1997, ISPD '97.

[10]  E. Beyne,et al.  Modelling and characterisation of the polymer stud grid array (PSGA) package: electrical, thermal and thermo-mechanical qualification , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[11]  Bart Vandevelde,et al.  The PSGA, a lead-free CSP for high performance & high reliable packaging , 2001 .

[12]  Hai Zhou,et al.  Parallel CAD: Algorithm Design and Programming Special Section Call for Papers TODAES: ACM Transactions on Design Automation of Electronic Systems , 2010 .

[13]  Mario Diaz-Nava,et al.  An open platform for developing multiprocessor SoCs , 2005, Computer.

[14]  Luca Benini,et al.  Exploring "temperature-aware" design in low-power MPSoCs , 2006, DATE.

[15]  Sachin S. Sapatnekar,et al.  Thermal via placement in 3D ICs , 2005, ISPD '05.

[16]  Luca Benini,et al.  ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip , 2004, DATE.

[17]  Javier Garrido Salas,et al.  Thermal Testing on Reconfigurable Computers , 2000, IEEE Des. Test Comput..

[18]  Rainer Leupers,et al.  Processor/memory co-exploration on multiple abstraction levels , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[19]  Erven Rohou,et al.  Dynamically Managing Processor Temperature and Power , 1999 .

[20]  Sarita V. Adve,et al.  Predictive dynamic thermal management for multimedia applications , 2003, ICS '03.

[21]  Fredrik Larsson,et al.  Simics: A Full System Simulation Platform , 2002, Computer.

[22]  Martin D. F. Wong,et al.  A matrix synthesis approach to thermal placement , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Pierre G. Paulin,et al.  StepNP: A System-Level Exploration Platform for Network Processors , 2002, IEEE Des. Test Comput..

[24]  Takeshi Yoshimura,et al.  A fast hardware/software co-verification method for systern-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication , 2004, Proceedings. 41st Design Automation Conference, 2004..