A hybrid algorithm for test point selection for scan-based BIST
暂无分享,去创建一个
[1] Edward J. McCluskey,et al. Probabilistic Treatment of General Combinational Networks , 1975, IEEE Transactions on Computers.
[2] Daniel Brand,et al. Synthesis of pseudo-random pattern testable designs , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[3] F. Brglez,et al. On testability of combinational networks , 1984 .
[4] A. J. Briers,et al. Random Pattern Testability by Fast Fault Simulation , 1986, International Test Conference.
[5] Yervant Zorian,et al. PSBIST: A partial-scan based built-in self-test scheme , 1993, Proceedings of IEEE International Test Conference - (ITC).
[6] Robert K. Brayton,et al. Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[7] Kwang-Ting Cheng,et al. Timing-driven test point insertion for full-scan and partial-scan BIST , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[8] Franc Brglez,et al. Testability-Driven Random Test-Pattern Generation , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Nur A. Touba,et al. Test point insertion based on path tracing , 1996, Proceedings of 14th VLSI Test Symposium.
[10] Janusz Rajski,et al. Constructive multi-phase test point insertion for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[11] M. Koudil,et al. Automatic test point insertion for pseudo-random testing , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.