An all-digital built-in self-test technique for transfer function characterization of RF PLLs

This paper presents an all-digital built-in self-test (BIST) technique for characterizing the error transfer function of RF PLLs. This BIST scheme, with on-chip stimulus synthesis and response analysis completely done in the digital domain, achieves high-accuracy characterization and is applicable to a wide range of PLL architectures. For the popular sigma-delta fractional-N RF PLLs, the added circuitry required for this BIST solution is all digital except a bang-bang phase-frequency detector (BB-PFD), which incurs an area of only 0.0001 mm2 for our implementation in a 65 nm CMOS technology. The silicon characterization results at 3.6 GHz reported by this BIST solution and by explicit measurement have a root-mean-square difference of 0.375 dB only.

[1]  Floyd M. Gardner,et al.  Phaselock techniques , 1984, IEEE Transactions on Systems, Man, and Cybernetics.

[2]  Behzad Razavi.  A Modeling Approach for ¿¿ FractionalN Frequency Synthesizers Allowing Straightforward Noise Analysis , 2003 .

[3]  Waleed Khalil,et al.  A 1MHz-bandwidth type-I ΔΣ fractional-N synthesizer for WiMAX applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Ping-Ying Wang,et al.  A direct digital frequency modulation PLL with all digital on-line self-calibration for quad-band GSM/GPRS transmitter , 2009, 2009 Symposium on VLSI Circuits.

[5]  P.R. Gray,et al.  A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[6]  R.B. Staszewski,et al.  Built-in Self Testing of a DRP-Based GSM Transmitter , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[7]  Gordon W. Roberts,et al.  On-chip measurement of the jitter transfer function of charge-pump phase-locked loops , 1998 .

[8]  Sule Ozev,et al.  Delayed-RF based test development for FM transceivers using signature analysis , 2004, 2004 International Conferce on Test.

[9]  Floyd M. Gardner,et al.  Phaselock Techniques: Gardner/Phaselock Techniques , 2005 .

[10]  Kwang-Ting Cheng,et al.  Recent Advances in Analog, Mixed-Signal, and RF Testing , 2010, IPSJ Trans. Syst. LSI Des. Methodol..

[11]  Mitchell D. Trott,et al.  A modeling approach for ΣΔ fractional-N frequency synthesizers allowing straightforward noise analysis , 2002, IEEE J. Solid State Circuits.

[12]  Ping-Ying Wang,et al.  A Digital Intensive Fractional-N PLL and All-Digital Self-Calibration Schemes , 2009, IEEE Journal of Solid-State Circuits.

[13]  J. Silva-Martinez,et al.  An Integrated Frequency Response Characterization System With a Digital Interface for Analog Testing , 2006, IEEE Journal of Solid-State Circuits.