A 6.25GHz 1V LC-PLL in 0.13/spl mu/m CMOS

A 6.25GHz PLL with integrated LC-tank VCO, on-chip loop filter and quadrature outputs is fabricated in 0.13mum CMOS technology. Operated at 1V supply with 62.5MHz input reference clock frequency, an output clock jitter of 0.5psrms is achieved by using a charge pump with rail-to-rail operation and leakage-current cancellation

[1]  Mohamed I. Elmasry,et al.  Power dissipation analysis and optimization of deep submicron CMOS digital circuits , 1996, IEEE J. Solid State Circuits.

[2]  Lin Wu,et al.  A 6.25Gb/s binary adaptive DFE with first post-cursor tap cancellation for serial backplane communications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[3]  Ting-Ping Liu,et al.  1.5 V 10-12.5 GHz integrated CMOS oscillators , 1999 .

[4]  Lin Wu,et al.  A transmit architecture with 4-tap feedforward equalization for 6.25/12.5Gb/s serial backplane communications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..