论文信息 - 24.1 A 6.2 GHz Single Ended Current Sense Amplifier (CSA) Based Compileable 8T SRAM in 7nm FinFET Technology

24.1 A 6.2 GHz Single Ended Current Sense Amplifier (CSA) Based Compileable 8T SRAM in 7nm FinFET Technology

8T SRAM, using domino read, is preferred for small-size and high-performance arrays [1]. Ripple domino circuitry relies on rail-to-rail readout, which forces a trade off between performance and the number of 8T cells on a local read bit line (RBL). To support larger array sizes, without sacrificing performance, arrays are segmented, and several segments are stitched to form the full array. Each segment requires local evaluation circuitry to connect local BL to global BLs. This local circuitry, along with the required layout fencing of each segment results in poor array efficiency.

[1] Rajiv V. Joshi,et al. Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[2] Fujiwara Hidehiro,et al. A 64kb 16nm Asynchronous Disturb Current Free 2-Port SRAM with PMOS Pass-Gates for FinFET Technologies , 2016 .

[3] Naveen Verma,et al. A High-Density 45 nm SRAM Using Small-Signal Non-Strobed Regenerative Sensing , 2008, IEEE Journal of Solid-State Circuits.

[4] Jaydeep Kulkarni,et al. 5.6 Mb/mm $^{2}$ 1R1W 8T SRAM Arrays Operating Down to 560 mV Utilizing Small-Signal Sensing With Charge Shared Bitline and Asymmetric Sense Amplifier in 14 nm FinFET CMOS Technology , 2017, IEEE Journal of Solid-State Circuits.

[5] Jaydeep Kulkarni,et al. Dual-VCC 8T-bitcell SRAM array in 22nm tri-gate CMOS for energy-efficient operation across wide dynamic voltage range , 2013, 2013 Symposium on VLSI Technology.

[6] Igor Arsovski,et al. Self-referenced sense amplifier for across-chip-variation immune sensing in high-performance Content-Addressable Memories , 2006, IEEE Custom Integrated Circuits Conference 2006.