Post-processor for data path synthesis using multiport memories
暂无分享,去创建一个
[1] J. Yamada,et al. Pipelined, time-sharing access technique for an integrated multiport memory , 1991 .
[2] Alice C. Parker,et al. The high-level synthesis of digital systems , 1990, Proc. IEEE.
[3] Arun K. Majumdar,et al. Allocation of multiport memories in data path synthesis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Mohamed I. Elmasry,et al. Architectural synthesis for DSP silicon compilers , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Daniel P. Siewiorek,et al. Automated Synthesis of Data Paths in Digital Systems , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Yu-Chin Hsu,et al. Data path construction and refinement , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[7] Christos A. Papachristou,et al. A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm , 1991, DAC '90.
[8] Pierre G. Paulin,et al. Scheduling and Binding Algorithms for High-Level Synthesis , 1989, 26th ACM/IEEE Design Automation Conference.
[9] Peter Marwedel,et al. The MIMOLA Design System: Tools for the Design of Digital Processors , 1984, 21st Design Automation Conference Proceedings.
[10] Shuichi Kato,et al. A flexible multiport RAM compiler for data path , 1991 .