Improved configuration for symmetric and asymmetric multilevel inverters with reduced number of circuit devices

ABSTRACT In this paper, a topology developed for multilevel voltage source inverters is proposed. The suggested modular configuration consists of several series-connected units, which can be applied as symmetric and asymmetric inverters. In the asymmetric mode, different solutions are suggested to generate an increased number of output voltage levels. In multilevel inverters, the number of required circuit elements determines the total cost, circuit size, installation area, complexity of control scheme and reliability of the inverters. The comparison study among the proposed inverter by considering all the presented algorithms for it, cascaded H-bridge (CHB) inverter and recently proposed converters, confirms that the proposed inverter uses a reduced number of circuit elements. In order to show the practicability of the proposed converter, a prototype of the proposed structure is implemented and tested. The simulation and experimental results are in good agreement with each other, indicating the effectiveness of the proposed inverter.

[1]  Gevork B. Gharehpetian,et al.  An Innovative Scheme of Symmetric Multilevel Voltage Source Inverter With Lower Number of Circuit Devices , 2015, IEEE Transactions on Industrial Electronics.

[2]  Marcelo A. Pérez,et al.  Multilevel Converters: An Enabling Technology for High-Power Applications , 2009, Proceedings of the IEEE.

[3]  J. Luukko,et al.  Compensation of DC link voltage variation of a multilevel series-connected H-bridge inverter , 2010 .

[4]  Gevork B. Gharehpetian,et al.  A novel symmetric/asymmetric multilevel current source inverter topology with lower number of components and lowest power rating of switches , 2017 .

[5]  Ahmet M. Hava,et al.  Carrier-based PWM-VSI overmodulation strategies: analysis, comparison, and design , 1998 .

[6]  M K Fellah,et al.  Comparison between Optimal Minimization of Total Harmonic Distortion and Harmonic Elimination with Voltage Control candidates for Multilevel Inverters. , 2011 .

[7]  Hamid Lesani,et al.  A new algorithm to determine the magnitudes of dc voltage sources in asymmetric cascaded multilevel converters capable of using charge balance control methods , 2010, 2010 International Conference on Electrical Machines and Systems.

[8]  Ebrahim Babaei,et al.  New cascaded multilevel inverter topology with minimum number of switches , 2009 .

[9]  Reza Iravani,et al.  Analysis and Control of DC-Capacitor-Voltage-Drift Phenomenon of a Passive Front-End Five-Level Converter , 2007, IEEE Transactions on Industrial Electronics.

[10]  Feel-soon Kang,et al.  H-bridge based multilevel inverter using PWM switching function , 2009, INTELEC 2009 - 31st International Telecommunications Energy Conference.

[11]  Mohamad Reza Banaei,et al.  A New Advanced Topology of Stacked Multicell Inverter , 2014 .

[12]  E. Babaei.  OPTIMAL TOPOLOGIES FOR CASCADED SUB-MULTILEVEL CONVERTERS , 2010 .

[13]  Guillaume Gateau,et al.  New Active Stacked NPC Multilevel Converter: Operation and Features , 2010, IEEE Transactions on Industrial Electronics.

[14]  Leopoldo García Franquelo,et al.  A Flexible Selective Harmonic Mitigation Technique to Meet Grid Codes in Three-Level PWM Converters , 2007, IEEE Transactions on Industrial Electronics.

[15]  Ebrahim Babaei,et al.  Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology , 2007 .

[16]  Jun Liang,et al.  Modified Phase-Shifted PWM Control for Flying Capacitor Multilevel Converters , 2007, IEEE Transactions on Power Electronics.

[17]  Mohammad Reza Jannati Oskuee,et al.  An Efficient Method for THD Minimization in Multilevel Inverter’s , 2016 .

[18]  Shuai Lu,et al.  Asymmetrical Cascade Multilevel Converters With Noninteger or Dynamically Changing DC Voltage Ratios: Concepts and Modulation Techniques , 2010, IEEE Transactions on Industrial Electronics.

[19]  M. R. Banaei,et al.  Novel Cell Flying Capacitor Converter Topology with Significant Reduction in Number of Components , 2014 .

[20]  Ali Ajami,et al.  Utilizing the Cuckoo Optimization Algorithm for Selective Harmonic Elimination Strategy in the Cascaded Multilevel Inverter , 2014 .

[21]  Mohamad Reza Banaei,et al.  Reconfiguration of semi-cascaded multilevel inverter to improve systems performance parameters , 2014 .

[22]  E. Babaei,et al.  A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters , 2013, IEEE Transactions on Power Electronics.

[23]  Hirotaka Koizumi,et al.  A Single-Phase Multilevel Inverter Using Switched Series/Parallel DC Voltage Sources , 2009, IEEE Transactions on Industrial Electronics.

[24]  M. Marchesoni,et al.  A non conventional power converter for plasma stabilization , 1988, PESC '88 Record., 19th Annual IEEE Power Electronics Specialists Conference.

[25]  Ebrahim Babaei,et al.  Cross-switched multilevel inverter: an innovative topology , 2013 .

[26]  Ataollah Mokhberdoran,et al.  Cascade-multi-cell multilevel converter with reduced number of switches , 2014 .

[27]  Hirofumi Akagi,et al.  A New Neutral-Point-Clamped PWM Inverter , 1981, IEEE Transactions on Industry Applications.

[28]  T.A. Meynard,et al.  Multi-level conversion: high voltage choppers and voltage-source inverters , 1992, PESC '92 Record. 23rd Annual IEEE Power Electronics Specialists Conference.

[29]  Sajad Najafi Ravadanegh,et al.  A new scheme of symmetric multilevel inverter with reduced number of circuit devices , 2015, 2015 9th International Conference on Electrical and Electronics Engineering (ELECO).

[30]  Brendan Peter McGrath,et al.  Multicarrier PWM strategies for multilevel inverters , 2002, IEEE Trans. Ind. Electron..

[31]  Mohamad Reza Banaei,et al.  An Efficient Approach to Reduce Line Voltage THD in a Multilevel Inverter with Alterable DC Sources , 2015 .