An 8 Bit 4 GS/s 120 mW CMOS ADC

A time-interleaved ADC employs four pipelined time-interleaved channels along with a new timing mismatch detection algorithm and a high-resolution variable delay line. The digital background calibration technique suppresses the interchannel timing mismatches, achieving an SNDR of 44.4 dB and a figure of merit of 219 fJ/conversion-step in 65 nm CMOS technology.

[1]  Michael C. W. Coln,et al.  “Split ADC” Calibration for All-Digital Correction of Time-Interleaved ADC Errors , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Chun-Cheng Huang,et al.  A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques , 2011, IEEE Journal of Solid-State Circuits.

[3]  Gregory W. Wornell,et al.  Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters , 2009, IEEE Journal of Selected Topics in Signal Processing.

[4]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[5]  Peng Zhang,et al.  An 8 Bit 4 GS/s 120 mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[6]  Bernard C. Levy,et al.  Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Chun-Ying Chen,et al.  A 12-Bit 3 GS/s Pipeline ADC With 0.4 mm$^{2}$ and 500 mW in 40 nm Digital CMOS , 2012, IEEE Journal of Solid-State Circuits.

[8]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[9]  Y.-C. Jenq,et al.  Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers , 1988 .

[10]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[11]  Behzad Razavi,et al.  A 10-b 1-GHz 33-mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[12]  Kenneth W. Martin,et al.  A Sample-Time Error Compensation Technique for Time-Interleaved ADC Systems , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[13]  Jieh-Tsorng Wu,et al.  A background timing-skew calibration technique for time-interleaved analog-to-digital converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.

[15]  Yu Lin,et al.  An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[16]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[17]  Huawen Jin,et al.  A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs , 2000 .

[18]  Claudio Nani,et al.  A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[19]  Fredrik Gustafsson,et al.  Blind equalization of time errors in a time-interleaved ADC system , 2005, IEEE Transactions on Signal Processing.