A fractional-N frequency synthesizer-based multi-standard I/Q carrier generation system in0.13μm CMOS

This paper proposes a sigma—delta fractional-N frequency synthesizer-based multi-standard I/Q carrier generation system. With reasonable frequency planning, the system can be used in multi-standard wireless communication applications (GSM, WCDMA, GPRS, TD-SCDMA, WLAN (802.11a/b/g)). The implementation is achieved by a 0.13 μm RF CMOS process. The measured results demonstrate that three quadrature VCOs (QVCO) continuously cover the frequency from 3.1 to 6.1 GHz (65.2%), and through the successive divide-by-2 prescalers to achieve the frequency from 0.75 to 6.1 GHz continuously. The chip was fully integrated with the exception of an off-chip filter. The entire chip area is only 3.78 mm2, and the system consumes a 21.7 mA @ 1.2 V supply without output buffers. The lock-in time of the PLL frequency synthesizer is less than 4 μs over the entire frequency range with a direct frequency presetting technique and the auxiliary non-volatile memory (NVM) can store the digital configuration signal of the system, including presetting signals to avoid the calibration process case by case.

[1]  Michiel Steyaert,et al.  A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler , 1995, IEEE J. Solid State Circuits.

[2]  D. Belot,et al.  A Multimode GSM/DCS/WCDMA Double Loop Frequency Synthesizer , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[3]  S. Pellerano,et al.  A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider , 2004, IEEE Journal of Solid-State Circuits.

[4]  Kang-Yoon Lee,et al.  A design of the frequency synthesizer for UWB application in 0.13 μm RF CMOS process , 2007, 2007 IEEE International Workshop on Radio-Frequency Integration Technology.

[5]  Zhiwei Xu,et al.  A compact dual-band direct-conversion CMOS transceiver for 802.11a/b/g WLAN , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  Minjae Lee,et al.  An 800-MHz–6-GHz Software-Defined Wireless Receiver in 90-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[7]  Abumoslem Jannesari,et al.  Sinusoidal-switched serial-coupled CMOS LC quadrature VCO , 2007, IEICE Electron. Express.

[8]  Foster F. Dai,et al.  Design and Characterization of a 5.2 GHz/2.4 GHz Fractional- Frequency Synthesizer for Low-Phase Noise Performance , 2006, EURASIP J. Wirel. Commun. Netw..

[9]  Nanjian Wu,et al.  A fast-settling PLL frequency synthesizer with direct frequency presetting , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[10]  Nanjian Wu,et al.  A smart frequency presetting technique for fast lock-in LC-PLL frequency synthesizer , 2009, 2009 IEEE International Symposium on Circuits and Systems.