论文信息 - Power Efficient Standby Switch Based Domino Logic Circuit - 字舞流文

Power Efficient Standby Switch Based Domino Logic Circuit

K Deepa | K. S. Deepika | Dr.M. Kathirvelu

[1] Chua-Chin Wang,et al. A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2] R. K. Nagaria,et al. Leakage Power Analysis of Domino XOR Gate , 2013 .

[3] A.P. Chandrakasan,et al. Dual-threshold voltage techniques for low-power digital circuits , 2000, IEEE Journal of Solid-State Circuits.

[4] Eby G. Friedman,et al. Sleep switch dual threshold Voltage domino logic with reduced standby leakage current , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5] Jianping Hu,et al. Dual-Threshold CMOS Technique for Pass-Transistor Adiabatic Logic with PMOS Pull-Up Configuration , 2011 .

[6] Preetisudha Meher,et al. A New Ultra Low-Power and Noise Tolerant Circuit Technique for CMOS Domino Logic , 2011 .