A Novel Low Area Overhead Direct Adaptive Body Bias (D-ABB) Circuit for Die-to-Die and Within-Die Variations Compensation

A direct adaptive body bias (D-ABB) circuit is proposed in this paper. The D-ABB is used to compensate for die-to-die (D2D) and within-die (WID) parameter variations, and accordingly, improves the circuit yield regarding the speed, the dynamic power, and the leakage power. The D-ABB circuit consists of threshold voltage estimation circuits and direct control of the body bias performed by on-chip direct controller circuits. Circuit level simulation results of a circuit block case study, extracted from a real microprocessor critical path, referring to an industrial hardware-calibrated 65-nm CMOS technology transistor model, are presented. These results show that the proposed D-ABB reduces the standard deviations of the frequency, the dynamic power, and the leakage power by factors of 5.5×, 6.4×, and 4.5×, respectively, when both D2D and WID variations are considered. In addition, in the presented case study, initial total yields of 16.8% and 13% are improved to 100% and 91.4%, respectively. The proposed D-ABB circuit exhibits lower area overhead compared to the other ABB circuits reported in the literature.

[1]  S. Narendra,et al.  1.1 V 1 GHz communications router with on-chip body bias in 150 nm CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[2]  T. Chen,et al.  Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Kaushik Roy,et al.  A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Chenming Hu,et al.  MOSFET design for forward body biasing scheme , 2006, IEEE Electron Device Letters.

[5]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[6]  Atsushi Kurokawa,et al.  Challenge: variability characterization and modeling for 65- to 90-nm processes , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[7]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[8]  Byunghee Choi,et al.  Lookup Table-Based Adaptive Body Biasing of Multiple Macros , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[9]  Vivek De,et al.  Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[10]  Vivek De,et al.  Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors , 2002, VLSIC 2002.

[11]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.

[12]  Kobchai Dejhan,et al.  OTA-based high frequency CMOS multiplier and squaring circuit , 2009, 2008 International Symposium on Intelligent Signal Processing and Communications Systems.

[13]  T. Ghani,et al.  Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[14]  Juin J. Liou,et al.  An efficient and practical MOS statistical model for digital applications , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[15]  P. Gargini,et al.  The International Technology Roadmap for Semiconductors (ITRS): "Past, present and future" , 2000, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuits Symposium. 22nd Annual Technical Digest 2000. (Cat. No.00CH37084).

[16]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[17]  M. Orshansky,et al.  Joint Design-Time and Post-Silicon Minimization of Parametric Yield Loss using Adjustable Robust Optimization , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[18]  William Liu,et al.  MOSFET Models for SPICE Simulation: Including BSIM3v3 and BSIM4 , 2001 .

[19]  Wei Hwang,et al.  On-Chip DC-DC Converter with Frequency Detector for Dynamic Voltage Scaling Technology , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[20]  S. Lakshminarayanan,et al.  Standby power reduction and SRAM cell optimization for 65nm technology , 2009, 2009 10th International Symposium on Quality Electronic Design.

[21]  Kaushik Roy,et al.  On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Alessandro Trifiletti,et al.  A novel yield optimization technique for digital CMOS circuits design by means of process parameters run-time estimation and body bias active control , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Wanlop Surakampontorn,et al.  A new NMOS four-quadrant analog multiplier , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[24]  Robert W. Brodersen,et al.  A 1-GS/s 6-bit 6.7-mW ADC in 65-nm CMOS , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[25]  David Blaauw,et al.  Design-Time Optimization of Post-Silicon Tuned Circuits Using Adaptive Body Bias , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Tom W. Chen,et al.  Post Silicon Power/Performance Optimization in the Presence of Process Variations Using Individual Well-Adaptive Body Biasing , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Hassan Mostafa,et al.  Novel low-power accurate wide-band CMOS negative-second-generation-current-conveyor realizations based on Floating-Current-Source building blocks , 2009, 2009 IEEE Toronto International Conference Science and Technology for Humanity (TIC-STH).

[28]  Sachin S. Sapatnekar,et al.  Body Bias Voltage Computations for Process and Temperature Compensation , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[29]  Afshin Abdollahi,et al.  Adaptive leakage control on body biasing for reducing power consumption in CMOS VLSI circuit , 2009, 2009 10th International Symposium on Quality Electronic Design.

[30]  T. Serrano-Gotarredona,et al.  A new 5-parameter MOS transistors mismatch model , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).