IQ Demodulator for the IEEE 802.15.3c standard in the 90 nm CMOS technology
暂无分享,去创建一个
[1] J. Laskar,et al. Design and Analysis of Low Flicker-Noise CMOS Mixers for Direct-Conversion Receivers , 2006, IEEE Transactions on Microwave Theory and Techniques.
[2] Michiel Steyaert,et al. A 60GHz 15.7mW static frequency divider in 90nm CMOS , 2010, 2010 Proceedings of ESSCIRC.
[3] Kun-You Lin,et al. A 35-50 GHz IQ-Demodulator in 0.13-μm CMOS Technology , 2007, 2007 IEEE/MTT-S International Microwave Symposium.
[4] Shen-Iuan Liu,et al. A 4-54GHz Static Frequency Divider with Back-Gate Coupling , 2007, 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).
[5] S. Weinreb,et al. A 0.5–20GHz quadrature downconverter , 2008, 2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.
[6] R. Weigel,et al. Highly linear IQ downconverter for reconfigurable wireless receivers , 2005, The European Conference on Wireless Technology, 2005..
[7] Chin-Sean Sum,et al. IEEE 802.15.3c: the first IEEE wireless standard for data rates over 1 Gb/s , 2011, IEEE Communications Magazine.
[8] Hiroshi Harada,et al. A design of single carrier based PHY for IEEE 802.15.3c standard , 2007, 2007 IEEE 18th International Symposium on Personal, Indoor and Mobile Radio Communications.