Characterization of PCB dielectric properties using two striplines on the same board

Signal integrity (SI) and power integrity (PI) modelling and design require accurate knowledge of dielectric properties of printed circuit board (PCB) laminate dielectrics. Dielectric properties of a laminate dielectric can be obtained from a set of the measured S-parameters on a PCB stripline with a specially designed through-reflect-line (TRL) calibration pattern. In this work, it is proposed to extract dielectric properties from the measurements of S-parameters on the two 50-Ohm stripline structures of the same length, but different widths of the trace, designed on the same layer of a PCB. The dielectric properties on these two lines should be identical. However, an application of the simplest “root-omega” technique to extract dielectric properties of the substrate would lead to the ambiguity in the extracted data. This is because the conductor surface roughness affects the measured S-parameters and is lumped in the extracted dielectric data. This problem of ambiguity in the dielectric properties extraction can be overcome using the approach analogous to the recently proposed method to separate dielectric and conductor losses on PCB lines with different widths and roughness profiles [1].

[1]  James L. Drewniak,et al.  Experiment-Based Separation of Conductor and Dielectric Loss in PCB Striplines TP5-5 , 2011 .

[2]  James L. Drewniak,et al.  Improved technique for extracting parameters of low-loss dielectrics on printed circuit boards , 2009, 2009 IEEE International Symposium on Electromagnetic Compatibility.

[3]  S. Hinaga,et al.  Differential Extrapolation Method for Separating Dielectric and Rough Conductor Losses in Printed Circuit Boards , 2012, IEEE Transactions on Electromagnetic Compatibility.

[4]  Ji Zhang,et al.  ASIC package design optimization for 10 Gbps and above backplane serdes links , 2012, 2012 IEEE International Symposium on Electromagnetic Compatibility.

[5]  A. Y. Gafarov,et al.  PCB conductor surface roughness as a layer with effective material parameters , 2012, 2012 IEEE International Symposium on Electromagnetic Compatibility.

[6]  W. Marsden I and J , 2012 .

[7]  Istvan Novak,et al.  Additional Trace Losses due to Glass-Weave Periodic Loading , 2010 .

[8]  Ji Zhang,et al.  ASIC package to board BGA discontinuity characterization in >10Gbps SerDes links , 2013, 2013 IEEE International Symposium on Electromagnetic Compatibility.

[9]  James L. Drewniak,et al.  Differential and extrapolation techniques for extracting dielectric loss of printed circuit board laminates , 2011, 2011 IEEE MTT-S International Microwave Symposium.

[10]  James L. Drewniak,et al.  Experiment-Based Separation of Conductor Loss from Dielectric Loss in PCB Striplines , 2011 .