Narrowing the margins with elastic clocks
暂无分享,去创建一个
Luciano Lavagno | Emre Tuncer | Danil Sokolov | Jonas Casanova | Jordi Cortadella | Djavad Amiri | Carlos Macian | Ferran Martorell | Juan A. Moya | Luca Necchi
[1] Ulf Schlichtmann,et al. Aging analysis of circuit timing considering NBTI and HCI , 2009, 2009 15th IEEE International On-Line Testing Symposium.
[2] T. Rahal-Arabi,et al. On-die droop detector for analog sensing of power supply noise , 2004, IEEE Journal of Solid-State Circuits.
[3] K.A. Bowman,et al. Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance , 2009, IEEE Journal of Solid-State Circuits.
[4] David E. Muller. Asynchronous logics and application to information processing , 1962 .
[5] Patrick McGuinness. Variations, margins, and statistics , 2008, ISPD '08.
[6] R. Schmitt,et al. Power distribution design considerations and methodology for multi-gigabit I/Os , 2005, 2005 International Symposium on Electromagnetic Compatibility, 2005. EMC 2005..
[7] Ivan E. Sutherland,et al. Micropipelines , 1989, Commun. ACM.
[8] Luciano Lavagno,et al. Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Shohaib Aboobacker. RAZOR: circuit-level correction of timing errors for low-power operation , 2011 .
[10] A. Yakovlev,et al. A FIFO buffer with non-blocking interface , 2007 .
[11] M. Saint-Laurent,et al. Impact of power-supply noise on timing in high-frequency microprocessors , 2004, IEEE Transactions on Advanced Packaging.
[12] L. S. Nielsen,et al. Low-power operation using self-timed circuits and adaptive scaling of the supply voltage , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[13] Luciano Lavagno,et al. Enabling adaptability through elastic clocks , 2009, 2009 46th ACM/IEEE Design Automation Conference.