Nano-Ampere Low-Dropout Regulator Designs for IoT Devices

This paper presents two output-capacitor-free low-dropout regulators (LDOs) with nA quiescent current for Internet-of-Things (IoT) applications. The proposed LDO1 combines the dynamic current biasing and the adaptive current biasing techniques for drastically reducing the quiescent current to the nA level while achieving fast transient response. Based on LDO1, the proposed LDO2 adds an inverter-based dynamic loop to further improve the transient response. The prototypes are fabricated in a 65-nm low-leakage CMOS process, with active areas of 0.0042 and 0.0048 m2, respectively. Measurement results show that LDO1 and LDO2 consume 30 and 100 nA quiescent current, respectively, with 1 V input, 0.8 V output, and 100 nA load current. Stability analysis shows that both LDOs achieve good stability with load current ranging from 100 nA to 10 mA. With the load current steps from 100 nA to 10 mA in 1- $\mu \text{s}$ transition time, the measured voltage undershoots are 336.8 mV for LDO1 and 196 mV for LDO2. Therefore, we reach a figure-of-merit of 0.00159 ps.

[1]  Yan Lu,et al.  Power Management Circuit Design for IoT Nodes , 2017 .

[2]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[3]  Rui Paulo Martins,et al.  20.4 An output-capacitor-free analog-assisted digital low-dropout regulator with tri-loop control , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[4]  Gabriel A. Rincón-Mora,et al.  Analysis and design of monolithic, high PSR, linear regulators for SoC applications , 2004, IEEE International SOC Conference, 2004. Proceedings..

[5]  Quoc-Hoang Duong,et al.  Multiple-Loop Design Technique for High-Performance Low-Dropout Regulator , 2017, IEEE Journal of Solid-State Circuits.

[6]  Doris Schmitt-Landsiedel,et al.  Architectural and Circuit Design Techniques for Power Management of Ultra-Low-Power MCU Systems , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  T. Karnik,et al.  Area-efficient linear regulator with ultra-fast load regulation , 2005, IEEE Journal of Solid-State Circuits.

[8]  Philip K. T. Mok,et al.  5.11 A 65nm inverter-based low-dropout regulator with rail-to-rail regulation and over −20dB PSR at 0.2V lowest supply voltage , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[9]  Ka Nang Leung,et al.  A Low-Dropout Regulator for SoC With $Q$-Reduction , 2007, IEEE Journal of Solid-State Circuits.

[10]  K. Leung,et al.  A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.

[11]  Pak Kwong Chan,et al.  A 0.9-/spl mu/A Quiescent Current Output-Capacitorless LDO Regulator With Adaptive Power Transistors in 65-nm CMOS , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Pui Ying Or,et al.  An Output-Capacitorless Low-Dropout Regulator With Direct Voltage-Spike Detection , 2010, IEEE Journal of Solid-State Circuits.

[13]  Rui P. Martins,et al.  A 312 ps response-time LDO with enhanced super source follower in 28 nm CMOS , 2016 .

[14]  Xi Qu,et al.  An Ultralow-Power Fast-Transient Capacitor-Free Low-Dropout Regulator With Assistant Push–Pull Output Stage , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Jianping Guo,et al.  A 200-ps-Response-Time Output-Capacitorless Low-Dropout Regulator With Unity-Gain Bandwidth >100 MHz in 130-nm CMOS , 2018, IEEE Transactions on Power Electronics.

[16]  Nima Maghari,et al.  A 90nA quiescent current 1.5V–5V 50mA asynchronous folding LDO using dual loop control , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[17]  Edgar Sánchez-Sinencio,et al.  An Autonomous Energy Harvesting Power Management Unit With Digital Regulation for IoT Applications , 2016, IEEE Journal of Solid-State Circuits.

[18]  Wing-Hung Ki,et al.  A 0.9V 0.35 μm Adaptively Biased CMOS LDO Regulator with Fast Transient Response , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[19]  Chenchang Zhan,et al.  Analysis and Design of Output-Capacitor-Free Low-Dropout Regulators With Low Quiescent Current and High Power Supply Rejection , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Tsz Yin Man,et al.  A High Slew-Rate Push–Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Yan Lu,et al.  Digitally assisted low dropout regulator design for low duty cycle IoT applications , 2016, 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[22]  Jianping Guo,et al.  A 6-$\mu$ W Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[23]  Quan Pan,et al.  A Fully-Integrated Low-Dropout Regulator With Full-Spectrum Power Supply Rejection , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.