A single-chip text-to-speech synthesis device utilizing analog non-volatile multi-level flash storage

A single-chip solution for text-to-speech synthesis uses analog non-volatile multi-level storage of a corpus of natural speech elements. An embedded micro-controller performs the algorithmic tasks of text-to-speech synthesis. The 80 mm/sup 2/ chip fabricated in 0.5 /spl mu/m flash CMOS operates at 24 MHz and 3.0 V at 90 mW.

[1]  Chun-Mai Liu,et al.  An analog record, playback, and processing system on a chip for mobile communications devices , 1999, IEEE Journal of Solid-State Circuits.

[2]  Roberto Canegallo,et al.  Analog sense amplifiers for high density NOR flash memories , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[3]  D. Kahn,et al.  Concatenative synthesis with subwords for restricted‐prosody applications , 1999 .

[4]  H. Van Tran,et al.  A 2.5 V 256-level non-volatile analog storage device using EEPROM technology , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  Trevor Blyth,et al.  A Non-volatile Analog Storage Device Using EEPROM Technology , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  M. Mrayati,et al.  Electronic speech synthesis Arabic computer speech output , 1990 .

[7]  Panos E. Papamichalis,et al.  Practical approaches to speech coding , 1987 .