论文信息 - Bus architecture for low-power VLSI digital circuits

Bus architecture for low-power VLSI digital circuits

One of the most important issues in modern VLSI circuits design is the power reduction. Many approaches to resolve this problem are proposed in literature, most of them using a nonconventional technology. This work proposes a new architecture which reduces the power consumption in the interconnection busses into the chip reducing the voltage swing and uses the conventional technology. Because the dissipation on these busses can reach 50% of the total power dissipated in a VLSI chip, this approach, which can theoretically reach very high values of power reduction on the bus, is very promising. An experimental chip is also designed to monitor the noise problems.

Gian Carlo Cardarilli | Adelio Salsano | M. Salmeri | O. Simonelli

[1] Hiroyuki Yamauchi,et al. An Asymptotically Zero Power Charge-Recycling Bus Architecture for Battery-Operated Ultrahigh Data Rate ULSI's(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[2] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .

[3] Mohamed I. Elmasry,et al. Low-power CMOS/BiCMOS drivers and receivers for on-chip interconnects , 1995 .

[4] Dake Liu,et al. Power consumption estimation in CMOS VLSI chips , 1994, IEEE J. Solid State Circuits.

[5] Lee-Sup Kim,et al. A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme , 1994 .

[6] Kiyoo Itoh,et al. Sub 1V Swing Internal Bus Architecture for Future Low-Power ULSI's (Special Section on the 1992 VLSI Circuits Symposium) , 1993 .

[7] Shoichi Masui,et al. Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[8] Satoshi Tanaka,et al. Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.