Low drop-out voltage regulator with full on-chip capacitance for slot-based operation

This paper presents a full on-chip low-dropout voltage regulator (LDO) for slot based applications like e.g. digital cordless telephones. The LDO uses a floating and charged capacitor to drive the gate of an nMOS pass transistor. The LDO has been integrated in a 0.18 mum CMOS technology. The LDO is designed for 20 mA output current with a 200 mV dropout voltage and occupies 0.033 mm2 of die area. The output voltage varies only a few milli Volt when a 5 mA load step or 500 mV input step is applied to the circuit. The LDO is stable for output currents in the complete range from 0 mA to 20 mA and does not require an external load capacitor. The LDO can operate for tens of milli seconds without recharging the floating capacitor.

[1]  J. Choma,et al.  A supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converter , 2001, IEEE J. Solid State Circuits.

[2]  Gabriel A. Rincón-Mora,et al.  A 5mA 0.6μm CMOS Miller-Compensated LDO Regulator with -27dB Worst-Case Power-Supply Rejection Using 60pF of On-Chip Capacitance , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Holger Sedlak,et al.  A very low drop voltage regulator using an NMOS output transistor , 2005, 2005 IEEE International Symposium on Circuits and Systems.