Thermal runaway in integrated circuits
暂无分享,去创建一个
[1] Ali Keshavarzi,et al. Thermal management of high performance microprocessors in burn-in environment , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.
[2] P. Tadayon. Thermal Challenges During Microprocessor Testing 1 Thermal Challenges During Microprocessor Testing , 2000 .
[3] Kouichi Kanda,et al. Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[4] Stefan Rusu. Trends and challenges in VLSI technology scaling towards 100nm , 2001, Proceedings of the 27th European Solid-State Circuits Conference.
[5] Cullen E. Bash,et al. Inkjet Assisted Spray Cooling of Electronics , 2003 .
[6] Roger R. Schmidt,et al. High-end server low-temperature cooling , 2002, IBM J. Res. Dev..
[7] Kouichi Kanda,et al. Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999 .
[8] Dr. Martin März,et al. Thermal Modeling of Power-electronic Systems , 2000 .
[9] S. Thompson. MOS Scaling: Transistor Challenges for the 21st Century , 1998 .
[10] Shekhar Y. Borkar,et al. Design challenges of technology scaling , 1999, IEEE Micro.
[11] O. Semenov,et al. Thermal runaway avoidance during burn-in , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.