On the parallel programming of flash memory cells

Parallel programming is an important tool used in flash memories to achieve high write speed. In parallel programming, a common programm voltage is applied to many cells for simultaneous charge injection. This property significantly simplifies the complexity of the memory hardware, and is a constraint that limits the storage capacity of flash memories. Another important property is that cells have different hardness for charge injection. It makes the charge injected into cells differ even when the same program voltage is applied to them. In this paper, we study the parallel programming of flash memory cells, focusing on the above two properties. We present algorithms for parallel programming when there is information on the cells' hardness for charge injection, but there is no feedback information on cell levels during programming. We then proceed to the programming model with feedback information on cell levels, and study how well the information on the cells' hardness for charge injection can be obtained. The results can be useful for understanding the storage capacity of flash memories with parallel programming.

[1]  Dag Haugland A Bidirectional Greedy Heuristic for the Subspace Selection Problem , 2007, SLS.

[2]  L. Khachiyan,et al.  The polynomial solvability of convex quadratic programming , 1980 .

[3]  Anxiao Jiang,et al.  On the capacity of flash memories , 2008, 2008 International Symposium on Information Theory and Its Applications.

[4]  Chih-Yuan Lu,et al.  study of incremental step pulse programming (ISPP) and STI edge effect of BE-SONOS NAND Flash , 2008, 2008 IEEE International Reliability Physics Symposium.

[5]  Balas K. Natarajan,et al.  Sparse Approximate Solutions to Linear Systems , 1995, SIAM J. Comput..

[6]  Amy Hsiu-Fen Chou,et al.  Flash Memories , 2000, The VLSI Handbook.

[7]  Anxiao Jiang,et al.  Optimized cell programming for flash memories , 2009, 2009 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.

[8]  Young-Ho Lim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .