Demonstration of Enhanced III-V-On-Silicon Hybrid Integration by Using a Strained Superlattice as a Defect Blocking Layer