The effect of process variation on device temperature in FinFET circuits

With technology scaling, devices are increasingly prone to process variations. These variations cause a large spread in leakage power, since it is extremely sensitive to process variations, which in turn results in larger temperature variations across different dies. In this paper, we investigate the temperature variations in FinFET circuits considering variations in following parameters (i) channel length and (ii) body thickness. We estimate temperature variation under process fluctuation by Monte Carlo simulation with thermal models to solve temperature and leakage power self-consistently. The results show that high activity circuits exhibit larger temperature variations since increased temperature increments leakage power and vice versa. It is also shown that under moderate process variation (3sigma=10% for channel length and body thickness) and a nominal primary input activity of 0.4, thermal runaway can occur in more than 15% of chips in 28 nm FinFET technology, severely degrading manufacturing yield.

[1]  Ali Keshavarzi,et al.  Thermal management of high performance microprocessors in burn-in environment , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[2]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[3]  Nobuto Ono,et al.  On-Chip Thermal Gradient Analysis and Temperature Flattening for SoC Design , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[5]  David Blaauw,et al.  Statistical estimation of leakage current considering inter- and intra-die process variation , 2003, ISLPED '03.

[6]  Ali Keshavarzi,et al.  Thermal Management of High Performance Microprocessors , 2003 .

[7]  E. Pop,et al.  Thermal analysis of ultra-thin body device scaling [SOI and FinFet devices] , 2003, IEEE International Electron Devices Meeting 2003.

[8]  Takashi SATO,et al.  On-chip thermal gradient analysis and temperature flattening for SoC design , 2005, ASP-DAC '05.

[9]  G. Baccarani,et al.  A compact double-gate MOSFET model comprising quantum-mechanical and nonstatic effects , 1999 .

[10]  David Blaauw,et al.  Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations , 2003, ICCAD 2003.

[11]  J. Murthy,et al.  Leakage Power Dependent Temperature Estimation to Predict Thermal Runaway in FinFET Circuits , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[12]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[13]  J. Bokor,et al.  Sensitivity of double-gate and FinFETDevices to process variations , 2003 .

[14]  Kaushik Roy,et al.  Modeling and Analysis of Leakage Currents in Double-Gate Technologies , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Sachin S. Sapatnekar,et al.  Full-chip analysis of leakage power under process variations, including spatial correlations , 2005, Proceedings. 42nd Design Automation Conference, 2005..