Delta-sigma data conversion in wireless transceivers

High-performance analog-to-digital converters, digital-to-analog converters, and fractional-N frequency synthesizers based on delta-sigma (/spl utri//spl Sigma/) modulation - collectively referred to as /spl utri//spl Sigma/ data converters have contributed significantly to the high level of integration seen in recent commercial wireless handset transceivers. This paper presents a tutorial on /spl utri//spl Sigma/ data converters and their uses and implications with respect to wireless transceiver architectures.

[1]  R. Adams,et al.  A stereo multi-bit /spl Sigma//spl Delta/ D/A with asynchronous master-clock interface , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  A. Swaminathan,et al.  A 22 mW Bluetooth RF transceiver with direct RF modulation and on-chip IF filtering , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[3]  Tom W. Kwan,et al.  with Asynchronous Master-Clock Interface , 1996 .

[4]  Ian Galton,et al.  A 12 mW ADC delta-sigma modulator with 80 dB of dynamic range integrated in a single-chip Bluetooth transceiver , 2001 .

[5]  P. Senn,et al.  Switched-capacitor second-order noise-shaping coder , 1983 .

[6]  E. J. V. D. Zwan,et al.  A 10.7 MHz IF-to-baseband ΣΔ A/D conversion system for AM/FM radio receivers , 2000 .

[7]  I. Fujimori,et al.  A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit /spl Delta//spl Sigma/ modulation at 8x oversampling ratio , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[8]  I. Galton,et al.  A 12 mW ADC delta-sigma modulator with 80 dB of dynamic range integrated in a single-chip Bluetooth transceiver , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[9]  A. Abidi.  Direct-conversion radio transceivers for digital communications , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[10]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[11]  E.J. van der Zwan,et al.  A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[12]  H. Inose,et al.  A Telemetering System by Code Modulation - Δ- ΣModulation , 1962, IRE Transactions on Space Electronics and Telemetry.

[13]  B. Leung,et al.  Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .

[14]  J. Lloyd,et al.  A flexible 10-300 MHz receiver IC employing a bandpass sigma-delta ADC , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[15]  T. Stetzler,et al.  A 2.7 V to 4.5 V single-chip GSM transceiver RF integrated circuit , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[16]  Ning He,et al.  Multiloop sigma-delta quantization , 1992, IEEE Trans. Inf. Theory.

[17]  瀬古 美喜.  「Urban Economics and Real Estate Markets」by Denise DiPasquale and William C.Wheaton(Prentice Hall,Englewood Cliffs,NJ,1996,378pages) , 1997 .

[18]  Ian Galton.  Granular quantization noise in a class of delta-sigma modulators , 1994, IEEE Trans. Inf. Theory.

[19]  Kathleen Philips,et al.  WA 20.4 A 10.7MHz IF-to-Baseband A/D Conversion System for AM/FM Radio Receivers , 2000 .

[20]  Joseph F. Jensen,et al.  Architecture, design, and test of continuous-time tunable intermediate-frequency bandpass delta-sigma modulators , 2001 .

[21]  Richard Schreier,et al.  Bandpass sigma-delta modulation , 1989 .

[22]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[23]  T. Riley,et al.  Delta-sigma modulation in fractional-N frequency synthesis , 1993 .

[24]  Atsushi Iwata,et al.  A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping , 1987 .

[25]  Akira Yasuda,et al.  A third-order ΔΣ modulator using second-order noise-shaping dynamic element matching , 1998, IEEE J. Solid State Circuits.

[26]  Gabor C. Temes,et al.  A highly linear low-power 10 bit DAC for GSM , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[27]  K.C.-H. Chao,et al.  A higher order topology for interpolative modulators for oversampling A/D converters , 1990 .

[28]  G. Temes.  Delta-sigma data converters , 1994 .

[29]  E.J. van der Zwan,et al.  A 10.7-MHz IF-to-baseband /spl Sigma//spl Delta/ A/D conversion system for AM/FM radio receivers , 2000, IEEE Journal of Solid-State Circuits.

[30]  Feng Chen,et al.  A High Resolution Multibit Sigma-delta Modulator With Individual Level Averaging , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[31]  Stefan Beyer,et al.  A 3.0 V 2 GHz transmitter IC for digital radio communication with integrated VCOs , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[32]  Andrew Z Grzegorek,et al.  ∝s Settling and 2Mb/s Closed Loop Modulation , 2000 .

[33]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[34]  P. Vaidyanathan.  Multirate Systems And Filter Banks , 1992 .

[35]  John G. Proakis,et al.  Digital Communications , 1983 .

[36]  R. Schreier,et al.  Noise-shaped multbit D/A convertor employing unit elements , 1995 .

[37]  K. Nguyen,et al.  A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[38]  Bo Zhang,et al.  Delta-sigma modulators employing continuous-time circuits and mismatch-shaped DACs , 1996 .

[39]  B. Miller,et al.  A multiple modulator fractional divider , 1990, 44th Annual Symposium on Frequency Control.

[40]  Omid Oliaei,et al.  3.2 A 5mW Σ∆ Modulator with 84dB Dynamic Range for GSM/EDGE , 2001 .

[41]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[42]  S. Tewksbury,et al.  Oversampled, linear predictive and noise-shaping coders of order N g 1 , 1978 .

[43]  O. Oliaei,et al.  A 5 mW /spl Sigma//spl Delta/ modulator with 84 dB dynamic range for GSM/EDGE , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[44]  Atsushi Iwata,et al.  Oversampling A-to-D and D-to-A converters with multistage noise shaping modulators , 1988, IEEE Trans. Acoust. Speech Signal Process..

[45]  Behzad Razavi.  A 27mW CMOS FractionalN Synthesizer Using Digital Compensation for 2.5Mb/s GFSK Modulation , 2003 .

[46]  Richard Schreier,et al.  Bandpass sigma-delta analog-to-digital conversion , 1991 .

[47]  S. Atkinson,et al.  A direct conversion transceiver for multi-band GSM application , 2000, 2000 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest of Papers (Cat. No.00CH37096).

[48]  Van Der Zwan.  A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range , 1996 .

[49]  Michael H. Perrott,et al.  A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation , 1997, IEEE J. Solid State Circuits.

[50]  V. Thomas,et al.  A 2.7 V 2.5 GHz bipolar chipset for digital wireless communication , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[51]  Ian Galton.  Spectral shaping of circuit errors in digital-to-analog converters , 1997 .

[52]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[53]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[54]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[55]  James C. CAhY.  A Use of Double Integration in Sigma Delta Modulation , 1985 .

[56]  B. McFarland,et al.  An integrated 2.5 GHz /spl Sigma//spl Delta/ frequency synthesizer with 5 /spl mu/s settling and 2 Mb/s closed loop modulation , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[57]  Gabor C. Temes,et al.  A Higher Order Topology for Interpolative Modulators for Oversampling A/D Converters , 1992 .