AFFCCA: a tool for critical area analysis with circular defects and lithography deformed layout

This paper describes the AFFCCA (Accurate, Fast, Flexible Computation of Critical Area) tool. The algorithms implemented in AFFCCA can handle arbitrary geometry, defects causing shorts of arbitrary shapes, and a spectrum of process induced layout deformations. The presented results indicate that the unique features of AFFCCA allow for significant improvements in the accuracy of critical area computations.

[1]  R. M. Warner.  Applying a composite model to the IC yield problem , 1974 .

[2]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Wojciech Maly,et al.  Yield estimation model for VLSI artwork evaluation , 1983 .

[4]  J. Pineda de Gyvez,et al.  IC defect sensitivity for footprint-type spot defects , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Wojciech Maly,et al.  Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  R. S. Collica.  The effect of the number of defect mechanisms on fault clustering and its detection using yield model parameters , 1992 .

[7]  Wojciech Maly,et al.  Design for testability view on placement and routing , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[8]  Wojciech Maly,et al.  Computer-aided design for VLSI circuit manufacturability , 1990, Proc. IEEE.

[9]  C. Hess,et al.  Modeling of real defect outlines for defect size distribution and yield prediction , 1993, ICMTS 93 Proceedings of the 1993 International Conference on Microelectronic Test Structures.

[10]  Wojciech Maly,et al.  Memory chip for 24-port global register file , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[11]  Charles H. Stapper,et al.  Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..

[12]  Wojciech Maly,et al.  Cost of Silicon Viewed from VLSI Design Perspective , 1994, 31st Design Automation Conference.

[13]  Hua Xue,et al.  Routing for reliable manufacturing , 1995 .

[14]  Duncan M. Walker,et al.  Hierarchical mapping of spot defects to catastrophic faults-design and applications , 1995 .

[15]  P. Schvan,et al.  Yield Projection Based on Electrical Fault Distribution and Critical Structure Analysis , 1989 .

[16]  J. Meindl,et al.  A discussion of yield modeling with defect clustering, circuit repair, and circuit redundancy , 1990 .

[17]  Wojciech Maly,et al.  Circuit design for a large area high-performance crossbar switch , 1991, [Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems.

[18]  Israel A. Wagner,et al.  An interactive VLSI CAD tool for yield estimation , 1995 .

[19]  Charles H. Stapper,et al.  Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..

[20]  Wojciech Maly,et al.  Accurate estimation of defect-related yield loss in reconfigurable VLSI circuits , 1993 .

[21]  A. Ferris-Prabhu.  Role of defect size distribution in yield modeling , 1985, IEEE Transactions on Electron Devices.

[22]  Anthony J. Walton,et al.  An interconnect scheme for reducing the number of contact pads on process control chips , 1991 .

[23]  A. V. Ferris-Prabhu,et al.  Modeling the critical area in yield forecasts , 1985 .

[24]  Wojciech Maly,et al.  Atlas of Ic Technologies,: An Introduction to Vlsi Processes , 1987 .

[25]  I. Koren,et al.  Layout-synthesis techniques for yield enhancement , 1995 .

[26]  Sy-Yen Kuo,et al.  YOR: a yield-optimizing routing algorithm by minimizing critical areas and vias , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[27]  D.M.H. Walker.  Critical area analysis , 1992, [1992] Proceedings International Conference on Wafer Scale Integration.

[28]  Israel Koren,et al.  An interactive yield estimator as a VLSI CAD tool , 1993, Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[29]  C. H. Stapper,et al.  Integrated circuit yield management and yield analysis: development and implementation" ieee trans , 1995 .