Signal Integrity-Aware Virtual Prototyping of Field Bus-Based Embedded Systems

In this paper, we introduce a modeling methodology for field bus-based embedded systems that allows dynamic evaluation of their signal integrity characteristics at the virtual prototyping step. Our methodology is based on the following criteria: 1) a signal integrity-aware I/O interface mixed model; 2) a physical model of transmission lines to estimate signal degradation caused by the bus lines; and 3) an ICEM model to estimate the impact of a chip's internal activity on its power voltage or its I/O. Through simulations and experimental validations, we show that our methodology allows functional validation of the design and can also evaluate some low-level effects such as the influence of an embedded software instruction on the voltage drops in the power rails.

[1]  Yungseon Eo,et al.  Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Jun Chen,et al.  Piecewise linear model for transmission line with capacitive loading and ramp input , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Hugo De Man,et al.  Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients , 2002, DAC '02.

[4]  J. Loeckx,et al.  Generic and Accurate Whitebox Behavioral Model for Fast Simulation of Analog Effects in Nanometer CMOS Digital Logic Circuits , 2009, IEEE Transactions on Electromagnetic Compatibility.

[5]  I S Stievano,et al.  Behavioral Modeling of IC Core Power-Delivery Networks From Measured Data , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[6]  Patrick Garda,et al.  Modeling Field Bus Communications for Automotive Applications , 2007, FDL.

[7]  Christoph Grimm,et al.  Embedded mixed-signal systems: new challenges for modeling and simulation , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[8]  Alberto L. Sangiovanni-Vincentelli,et al.  Quo Vadis, SLD? Reasoning About the Trends and Challenges of System Level Design , 2007, Proceedings of the IEEE.

[9]  Tzong-Lin Wu,et al.  Modeling Noise Coupling Between Package and PCB Power/Ground Planes With an Efficient 2-D FDTD/Lumped Element Method , 2007, IEEE Transactions on Advanced Packaging.

[10]  P. V. Hunagund,et al.  Crosstalk Noise Modeling for RC and RLC interconnects in Deep Submicron VLSI Circuits , 2010, ArXiv.

[11]  H. De Man,et al.  Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[12]  G. Vasilescu,et al.  Electronic Noise and Interfering Signals: Principles and Applications , 2005 .

[13]  L.M. Silveira,et al.  Generating compact, guaranteed passive reduced-order models of 3-D RLC interconnects , 2004, IEEE Transactions on Advanced Packaging.

[14]  Edward A. Lee,et al.  Modeling distributed hybrid systems in Ptolemy II , 2001, Proceedings of the 2001 American Control Conference. (Cat. No.01CH37148).

[15]  Luca Benini,et al.  Clock Skew Optimization for Peak Current Reduction , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[16]  Yungseon Eo,et al.  High-Frequency-Measurement-Based Circuit Modeling and Power/Ground Integrity Evaluation of Integrated Circuit Packages , 2008, IEEE Transactions on Advanced Packaging.

[17]  E. Sicard,et al.  EMI Prediction Under Different Program Behavior , 2007, 2007 IEEE International Symposium on Electromagnetic Compatibility.

[18]  Janet Roveda,et al.  HiPRIME: hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Ramachandra Achar,et al.  Simulation of high-speed interconnects , 2001, Proc. IEEE.

[20]  Luciano Lavagno,et al.  A case study in computer-aided co-design of embedded controllers , 1994, Des. Autom. Embed. Syst..

[21]  Patrick Garda,et al.  Modelling Field Bus Communications in Mixed-Signal Embedded Systems , 2008, EURASIP J. Embed. Syst..

[22]  David Blaauw,et al.  Modeling and analysis of crosstalk noise in coupled RLC interconnects , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Junwu Tao,et al.  Modeling the Electromagnetic Emission of a Microcontroller Using a Single Model , 2008, IEEE Transactions on Electromagnetic Compatibility.

[24]  Telmo R. Cunha,et al.  Validation by Measurements of an IC Modeling Approach for SiP Applications , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.